Dynamic Instrumentation with Pin

Robert Cohn Intel



Pin

- Fine-grained dynamic instrumentation of user mode programs
- Instrumentation
 - Inserting extra code to observe/change program
 - Profilers, trace collectors, ...
- Dynamic
 - Done at run-time, no special compilation or linking
 - Adapt instrumentation during execution
- Fine-grained
 - Observe the execution of every instruction
 - Request instrumentation before or after any instruction execution
- Transparent
 - Instrumentation observes original program



```
#include <stdio.h>
#include "pin.H"
FILE * trace;
```

```
Instruction Trace
```

```
VOID traceInst(VOID *ip) {
    fprintf(trace, "%p\n", ip);
}
```

```
VOID Instruction(INS ins, VOID *v) {
    INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR)traceInst, IARG_INST_PTR,
    IARG_END);
```

```
}
```

```
int main(int argc, char * argv[]) {
    trace = fopen("itrace.out", "w");
    PIN_Init(argc, argv);
    INS_AddInstrumentFunction(Instruction, 0);
    PIN_StartProgram();
    return 0;
```

}



Example: Malloc Trace SimpleExamples/malloctrace.C


```
VOID Image(IMG img, VOID *v)
    RTN mallocRtn = RTN FindByName(img, "malloc");
    if (RTN Valid(mallocRtn))
         RTN Open(mallocRtn); // fetch insts in mallocRtn
         RTN InsertCall (mallocRtn, IPOINT BEFORE,
                 (AFUNPTR) Arg1Before,
IARG_FUNCARG_ENTRYPOINT_VALUE, 0, IARC MED wanted)
         RTN InsertCall (mallocRtn, IPOINT_AFTER,
                 (AFUNPTR) MallocAfter,
                 IARG FUNCRET EXITPOINT VALUE, IARG END);
                                                    1<sup>st</sup> return value (address
         RTN Close (mallocRtn);
     }
```

Instrumentation Philosophy


- Tools view instruction list of application instructions
- Users only insert function calls
- No general code modification ability for tools
- Try to close gap by inlining and optimization of instrumentation
- Still a gap in altering control flow



Just-in-time Instrumentation



Just-in-time Instrumentation



JIT-based Instrumentation Features

- Handles mixed code and data, variable alignment, variable size instructions with 100% accuracy
- Maintains control at all times, change/observe anything
- Only instrument executed code
 - Database server code is 60Meg + shared libraries
- No special handling for shared libraries
- Handles dynamically generated code
- No dependence on compiler or binary format
 - applies to instrumentation engine, but tools may need to access symbol information
- Trace based optimization of instrumentation



JIT Based Instrumentation Drawbacks

- Time overhead 0% 300%
- Hardware counters may not be give useful information



Probe-based instrumentation

- Overwrite original program with probe (branch) to reach dyninst-style trampolines
- Mostly execute original program, enter instrumentation via probes
- Subset of API
 - Started with very general capability
 - Replaced with straight jacket wrap function calls to observe or alter behavior
- Near zero overhead and perturbation
- Relevant timing, hardware counter data
- Weak code and CFG discovery
 - Sufficient for tools that watch API usage
 - MPI trace analysis
 - Memory allocation errors
- Shares compiler & injector with JIT based instrumentation



Details

- IA32, Intel 64, IA64
- Linux, Windows, MacOs
- No charge
 - But not open source
- BSD-like license
 - no restrictions on use or redistribution
 - Instrumentation vm distributed as binary
 - Sample tools are open source
- Download it at <u>http://rogue.colorado.edu/Pin</u>
 - 600 downloads/month



Pin Users

- Microprocessor development
 - Fast & easy to extend emulator
- Intel Software Quality and Performance Analysis Products
 - Emphasis on parallelism
- ISV

Software quality & performance tools

- University
 - research & education



Microprocessor Development

- Model performance of hardware that does not exist
- Instrumentation based tools are fast and easy to develop

CMP\$im – memory system performance modeling
MATCMP\$im – memory system performance modeling
MATCMP\$MATCMP




CMP\$im Features

- -Use Pin to instrument all loads and store
- Fast Memory Characterization:
 - Single/multi-threaded workloads
 - 4-25 MIPS (100x-800x slow)
- Memory System Configurations:
 - Model private/shared caches
 - Model single/hyper-threaded cores
 - Model inclusive or non-inclusive caches

-Statistics:

- Detailed instruction/cache statistics
- View phase behavior of workloads




4-threaded, 4-core, CMP Multi-Level Cache Sharing: 4-threads per FLC 8-threads per MLC 16-threads per LLC



Sharing Phase Dependent & f (cache size)4 MB LLC16 MB LLC64 MB LLC



How Much Shared?



EMX - Instruction Emulation

- Architectural evaluation requires extensions to existing instruction sets
 - Debug compiler & libraries
 - Performance evaluation
- EMX pintool
 - Instrumentation replaces new instructions with emulation functions
 - Near native speed for everything else
 - Can use instrumentation to study programs that use extensions



Software Quality & Performance Analysis

Observe Pin instruments loads and stores, control flow Analyze data Present information Pin provides symbol/debug info

Many tools use both probe-based instrumentation for speed and JIT-based instrumentation for detailed analysis



Intel[®] VTune[™] Performance Analyzer




Call graph
Other profilers



Vtune™ Call Graph Profile

Module (88) 🔺	Thread (88)	Function (88)	% in function	Calls (88)	Self Time (88)	Total Time (Self Wait Ti
prime_serial.exe	Thread_0(B20)	clock		2	0	0	
prime_serial.exe	Thread_0(B20)	exit	4.3%	1	2	46	
prime_serial.exe	Thread_0(B20)	free		1	0	0	
prime_serial.exe	Thread_0(B20)	main	100.0%	1	10,763,282	10,763,578	
prime_serial.exe	Thread_0(B20)	mainCRTStartup	0.0%	1	7	10,763,861	
prime_serial.exe	Thread_0(B20)	malloc	2.0%	54	1	50	
prime_serial.exe	Thread_0(B20)	memmove		2	0	0	
prime_serial.exe	Thread_0(B20)	memset		2	0	0	
prime_serial.exe	Thread_0(B20)	printf	0.0%	3	0	196	
prime_serial.exe	Thread_0(B20)	strcpy	100.0%	49	4	4	
prime_serial.exe	Thread_0(B20)	strlen	100.0%	105	7	7	
<]					>
	- (1 😪 🛞 🍋 🗄	😭 ? Show top	Auto 👻 🖇	Recalculate	Highlight: None	e



Intel® Thread Checker



• Detects threading bugs

- Data Races
- Deadlocks

• Instruments loads, stores, threading API



Intel[®] Thread Checker

🞽 ντι	une(TM) Peri	formance E	Environment - [Thread C	Checker - Activity: 03:17 PM,	2005 Feb 13 (TC: primes.exe)]] ×
Eile	e <u>E</u> dit <u>V</u> iew <u>A</u>	<u>A</u> ctivity <u>C</u> or	nfigure <u>W</u> indow <u>H</u> elp			_ 5	×
ID 🛆	Severity △	Count △	1st Access[Source Line]	Short Description 🗸	2nd Access[Source Line]		
0	×	9590	"2_openmp.cpp":14	Write -> Read data-race	"2_openmp.cpp":14		Gra
1		9590	"2_openmp.cpp":14	Write -> Write data-race	"2_openmp.cpp":14		phic
2		9590	"2_openmp.cpp":14	Read -> Write data-race	"2_openmp.cpp":14		Sur
3		1	"2_openmp.cpp":5	Thread termination	"2_openmp.cpp":5		Graphic Summary
◀▶	Memory read	of number_c	of_primes at "2_openmp.cpp	":14 conflicts with a prior memory	write of number_of_primes at "2_openmp.cpp":14 (flow dependence)	۲ ک	
«	1st Access	✓ Stack: m	nain "2_openmp.cpp":14			•	
	- E 💽 🛛		↓↓ ▲▼ 存存				
				Source			
	}		mber_of_primes+ %d primes\n",	+] = number; number_of_primes)	;		
	2nd Access	✓ Stack: m	nain "2_openmp.cpp":14				i
	▼ ≣ 💽 🛛		** ▲ ▼ 存 存				
				Source			
	while if (f	factor	= 3; er % factor) f == number) mber_of_primes+				
	} printf("Found	%d primes\n",	number_of_primes)	;		
1	e View Stack	Tracas					
·		naces					
FOT Help	o, press F1						


How Does Thread Checker Work?

Time	<u>Thread 1</u>	Thread 2	
	• • Lock(L);	• • •	
	n_of_p++		
	Unlock(L);	Lock(L);	
	• • •	n_of_p++;	
		Unlock(L);	(intel)


How Does Thread Checker Work? Use binary instrumentation

Time Thread 2 Thread 1 $oldsymbol{\circ}$ record lock(L) $oldsymbol{O}$ Lock(L); record read(n_of_p) igodol \bigcirc record write(n_of_p) n of p++ record unlock(L) record lock(L) Unlock(L); Lock(L); record read(n_of_p) record write(n_of_p) igodoligodotn of p++ record unlock(L) Unlock(L);

How Does Thread Checker Work?



How Does Thread Checker Work?



With no locks, neither segment "happens before" the other. So there is a data race!

Intel® Thread Profiler




Find Contended Locks


- Most Overhead
- Largest Reduction in Parallelism
- Probe-based instrumentation of threading API's



Using Thread Profiler



Using Thread Profiler



Intel Trace Analyzer and Collector



- Collects MPI trace
- Correctness checking of usage
- Analysis for optimization
- Probe-based to instrument MPI calls
- JIT-based for precise call stacks



Intel Trace Analyzer and Collector

Intel® Trace Analyzer - [1: C:/mario/ita/traces/comb,	/combustion.st	ŋ				- 🗆 ×
Ele Style Windows Help						& ×
iew Charts Navigate Advanced Layout						
33.0 s 33.4 s 33.6 s	33.8 s	34.0 s		.4 s	34.6 s	4 *
		AMIM M (M.N. N.N. N.N. AMIM M (M.N. N.N. N.N. M AND M (M. N.				^
App NPL ALALApplic App Applicatio Apt Applics Apt Apt App ALA	PLAIAPIAIApplica	AA YAAAAA WAAAAAA	AVPL ANY	A A A Applica	ation	-
			111.		A	pplication
		e i transini da				MPI
		1 2 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A DECEMBER OF A			
						•
						- -
	_	Flat Portie Load B	alance Ca	Tree Cal	IGraph	× •
Pat Profile Load Balance Call Tree Call Graph	-				I Graph	×
Rat Profile Load Balance Call Tree Call Graph Group All_Processes		Children of Group Al	Processes	3		
Broup All_Processes	TTotal	Children of Group All	1		I Graph	× × ×
Group Al_Processes Name / TSelf TSelf G- Group Al_Processes		Children of Group All	Processes _	• TSelf	TTotal	#Calt
Sroup All_Processes Name A TSelf TSelf Group All_Processes Group All_Processes Group MPI 26.54 %	21	Children of Group All	Processes TSelf	TSelf	TTotal	#Calit 82 %
Group All_Processes Name / TSelf TSelf Group All_Processes		Children of Group All	Processes	TSelf	TTotal 75. 16.	#Callt 82 % 12 %
Sroup All_Processes Name TSelf TSelf Group All_Processes Group All_Processes Component 26.54 %	21	Children of Group All	Processes	TSelf	TTotal 75. 16. 12.	#Callt 82 % 12 % 89 %
Aroup All_Processes Name A TSelf TSelf Group All_Processes Group All_Processes Group MPI 26.54 %	21	Children of Group All	Processes	TSelf	TTotal 75. 16. 12.	#Callt 82 % 12 %
Sroup All_Processes Name / TSelf TSelf Group All_Processes Group All_Processes Group MPI 26.54 %	21	Children of Group All	Processes	TSelf	TTotal 75. 16. 12. 1.	#Callt 82 % 12 % 89 %
Group All_Processes Name / TSelf TSelf Group All_Processes Group All_Processes Group MPI 26.54 %	21	Children of Group All	Processes	TSelf	TTotal 75. 16. 12. 1. 100.	#Calls 82 % 12 % 89 % 33 %
Rat Profile Load Balance Call Tree Call Graph Group Al_Processes Image: Call Control of the second se	21	Children of Group All	Processes	TSelf	TTotal 75. 16. 12. 1. 100. 100.	#Callt 82 % 12 % 89 % 33 %
Rat Profile Load Balance Call Tree Call Graph Group Al_Processes Image: Call Control of the second se	21	Children of Group All	Processes	TSef	TTotal 75. 16. 12. 1. 100. 100. 100.	#Callt 82 % 12 % 89 % 33 % 00 % 00 % 00 %
Rat Profile Load Balance Call Tree Call Graph Group Al_Processes Image: Call Control of the second se	21	Children of Group All	Processes	TSef	TTotal 75. 16. 12. 1. 100. 100. 100.	#Callt 82 % 12 % 89 % 33 % 00 %



Cooperation

- Pin use of external components:
 - Cannot use GPL libraries, but LGPL OK
 - Symtab
 - Unwind
 - Code and CFG discovery (e.g. bloop)
 - Thread safe instrumentation tool runtime (libc)
 - No dependencies on system
- Intel contributions:
 - Pin is binary-only distribution
 - Difficult to provide binaries for non Intel ISA
 - XED IA32, Intel 64, AMD64 encoder/decoder/disassembler
 - Open source components? E.g. injector



XED

encoder/decoder/disassembler

- Used in projects other than Pin
- Includes all public ISA extensions
- Correct
 - Only decode what really is an instruction
 - Get all the operands correct
 - read/write/conditional, size, register type, …
 - Only encode well formed encode requests
- Fast, Small
- Thread safe
- Distributed as library in pin kit with manual



University Relations

Close interaction with:

- Harvard
- MIT
- U Colorado Boulder
- U Virginia
- Internships
 - Self contained projects
 - Reliability, persistence
 - Adds support in pin for projects continued at university
 - Checkpoint/restart to support simulation



Summary

- Some instrumentation tools need full control and ability to instrument every instruction
 - JIT-based instrumentation
- Other tools need low overhead
 - Native execution with probes
- Both styles of instrumentation share functionality

