

# Generic Cycle Accounting GOODA Generic Optimization Data Analyzer



# What is Gooda

- Open sourced PMU analysis tool
- Processes perf.data file created with "perf record"
- Intrinsically incorporates hierarchical generic cycle accounting tree methodology
  - Architecture specific events build the generic tree from the bottom up
- Automates the analysis and optimization methodology described in: <u>https://openlab-mu-internal.web.cern.ch/openlab-mu-internal/00\_News/News\_pages/2010/10-</u> <u>15\_Meeting\_David\_Levinthal/10-15\_Meeting\_David\_Levinthal.htm</u>



# Code optimization is minimizing cycles

- Nothing else matters
- Decisions of what code to work on must be based on reasonably accurate estimates of what can be gained
   o in cycles
- Cycle accounting computation is architecture specific • events do not map consistently between architectures
  - even instructions\_retired
- Cycles can be grouped into architecture independent groups
  - $\circ$  some groups will be meaningless on some architectures
  - unlikely all groups are discussed in this talk
  - forms a hierarchical tree



# Hardware Event Collection

**Two modes: Counting and Interupt** 

### Counting mode: Workload Characterization

- $\circ$  program counter to count desired event
- $\circ$  initialize to zero
- $\circ$  read value of counter after a fixed time
- $\circ$  Good for giving feedback to processor architects
- Most events are targetted for this
  - cache hit rates/MESI state, Intel "matrix event"

### Interupt mode: profile where events occur vs asm/source

- $\circ$  enables methodical code optimization
  - program counter to count desired event
  - initialize to overflow sampling period
  - capture IP, PID, TID, CPU and other data on interupt
- Post Processing tool needed for generated data file
- Main focus here

### Cycle accounting methodology works for both

# Cycle groups form a hierarchical tree

- Cycles divide into halted and unhalted
- Unhalted cycles can be divided into
  - "stalled" and "unstalled"
  - $\circ$  exact definition can vary
  - decomposition will always lead to same components on a given architecture
- Definition of cycles must be considered
  - o reference cycles != core pipeline cycles
- most activity is defined in core pipeline cycles
  - instruction latencies, on core cache latencies are in pipeline cycles
  - $\circ$  usually best to stick with that
- Halted cycles are better measured in reference cycles
  - $\circ$  Most processors drop the core frequency in the halted state

# **Cycle** Accounting



### Cycle Accounting on Westmere



# **Cycle** Decomposition

 Stalled/unstalled cycles are decomposed as a sum of count(event)\*cost(event)

 $\circ$  this is effectively serializing execution

does not handle temporally overlapping stall conditions

requires that events have a well defined cost

- In some cases "covering" events can be used to estimate the upper limit of the total cost
  - $\circ$  Correcting for overlapping penalties
  - o offcore\_requests\_outstanding:demand\_reads:cmask=1
    - cycles with at least 1 offcore demand read (load) in flight
    - would count total cycles attributable to offcore load latency
    - Problem: "Demand" includes L1d HW prefetch
      - offcore\_requests.demand\_read/SUM(mem\_load\_retired:"offcore") >> 1
  - (uops\_issued uops\_retired)/(uop\_issue\_rate) covers costs of all branch mispredict/non predicts
    - and this appears to work quite well

### Stalls

- Define stalls as "retirement stalls" = cycles with no retirement
- Stalls can be ~decomposed using other events into
  - Load Latency
  - Memory Bandwidth Saturation
  - Instruction Starvation
  - Instruction Latency
  - Store resource saturation
  - Branch non/misprediction
  - Multi thread collisions (only for cores with shared pipelines)
  - Lock Acquisition
  - $\circ$  and probably some others



# Load Latency

### • Load latency will stall the pipeline

- $\circ$  Store latency rarely will
- events must ONLY count loads
  - most cache miss events count loads and stores
- data\_cache\_misses. l2\_cache\_miss
- "Generic" events count all sorts of things

   generic I1\_miss counts I2\_hw\_prefetch that hit L2 on WSM

### • Decomposition is easiest with exclusive "hit" events

- o load\_hit\_here
  - accurate penalty/event can be determined
  - a difference must be used with "miss" events to define a penalty
     <u>making profiling extremely inaccurate</u>
- SUM( Count(event)\*Penalty(event)) = load\_latency
- Events must be "precise" to identify asm line
  - Skid can be into another function!
  - $\circ$  PEBS on Intel, IBS on AMD are examples

# EX: Load Latency on Westmere

- Includes load accesses to caches and memory, load DTLB costs and blocked store forwarding (A lot of events!)
  - For example:
    - 6\*mem\_load\_retired:l2\_hit
    - 45\*mem\_load\_retired:I3\_unshared\_hit (should be called I3\_hit\_no\_snoop)
    - 75\*(mem\_load\_retired:other\_core\_L2\_hit\_hitm mem\_uncore\_retired:local\_hitm)
    - 85\*mem\_uncore\_retired:local\_hitm
    - 225\*mem\_uncore\_retired:local\_dram\_and\_remote\_cache\_hit
    - 400\*mem\_uncore\_retired:remote\_dram
    - 400\*mem\_uncore\_retired:remote\_hitm
    - 225\*mem\_uncore\_retired:other\_llc\_miss
    - 7\*dtlb\_load\_misses:walk\_completed + dtlb\_load\_misses:walk\_cycles
    - 8\*load\_block\_overlap\_store
  - Latency can depend on specific configuration
    - Need to measure and verify with micro benchmarks
- Tool makers need to know methodology so users don't
  - Collectors should enable all features the HW supports
    - The analysis methodology should be in the data presentation
  - $\circ$  Predefine collection scripts
  - $\circ$  Data viewer should absorb the calculations

### **Measuring Bandwidth Saturation**

- Bandwidth saturation results in cacheline requests backing up in the queuing hardware.
- Measuring the cycles a code is BW limited involves measuring the cycles the queues have a "lot" of entries
- Measuring the BW itself is pretty much useless
  - $\circ$  the BW limits will depend on the number of threads using BW, where they are and where the lines are coming from
  - a multi dimensional surface
  - BW limitations occur when the thread is "close" to the appropriate spot on this surface
  - $\circ$  measuring queue occupancy is just easier
- Total queue occupancies can be measured on some processors
  - $\circ$  Many processors do not support this at this time

# Understanding BW measurement data

- Counting BW limited cycles on WSM can be done with offcore\_requests\_outstanding:any:c=6
  - o any request in the queue, cycles with at least 6 entries
     o empirically determined to work well
  - need to count everything, loads, stores and prefetches
- Use offcore\_response:data\_in:local\_dram & offcore\_response:data\_in:remote\_dram for NUMA
- Drawbacks: Counts transfers from L3
- Complications
  - BW limited execution can fire PEBS load events
    - for(i=0;i<len;i++)a[i] = b[addr[i]]; //gather operation</pre>
      - will fire PEBS load events
      - OOO exec allows many loads to be in flight simultaneously for such a loop
  - $\circ$  Ignore load latency cycles when execution is BW limited
    - this might get into the tool in the future
    - for now understand the issue / do the correction

# Unstalled cycle accounting

- Just because cycles are not stalled, does not mean they are effective
- Some issues that can result in poor performance with no stalls are
  - Port saturation: one port (loads) dispatches on >= 75% of cycles
  - Call overhead: several cycles worth of instructions to execute call and return. Inlining might be called for
  - $\circ$  Serial execution: limiting ILP to low values
  - $\circ$  Exception handling: like denormals
- This list is surely incomplete

# Gooda

- Two component analyzer
- Gooda reads perf.data files and creates .csv/JSON files
- Web based Gooda viewer reads .csv/JSON and applies cycle accounting analysis to generate tabular displays
- Measurements are converted to cycles by default
- Tree is expanded through column expansions
- Columns are ordered by importance in cycles

### DEMO





### **Instruction Starvation**

### • Uops\_issued:stalls - resource\_stalls:any on Intel

- Uops\_issued:stalls = Uops\_issued:any:c=1:i=1
- covering event

#### Decomposed on WSM as

- o 48\*l2\_rqsts:ifetch\_miss
- o 7\*l2\_rqsts:ifetch\_hit
- o 7\*itlb\_misses:walk\_completed + itlb\_misses:walk\_cycles
- o 6\*IId\_stall:lcp



### Store resource saturation

- Stores retire before the data is in a cacheline • store buffers hold the data until the line is in L1D
- Stores must commit the data to visibility by other threads in order
  - $\circ$  Writes to cache arrays MUST be in order
  - $\circ$  Can cause store buffers to all be in use
  - $\circ$  stalling the FE from issuing more uops
- resource\_stalls:store counts this condition
- informational data can be found from RFO events
  - o offcore\_requests\_outstanding:any\_rfo:c=1
  - offcore\_requests\_outstanding:demand\_rfo:c=1
    - includes I1d HW prefetches
  - offcore\_response:demand\_rfo:local\_dram\_etc
- DTLB\_misses:walk\_cycles-dtlb\_load\_misses:walk\_cycles



# **Instruction Latency**

- Chained instructions decrease ILP and can cause instruction latency to result is stalls
  - a = b + c + d + e + f + g + h + i;
    - 3 cycles of stalls/add for FP data if evaluated left to right
- This will need to be identified through asm analysis
  - LBR mini traces run through a pipeline simulator
    - assume all cache access are L1 hits
- Exception: Arith:cycles\_div\_busy counts cycles for non pipelined divide and sqrt



### **Branch non/misprediction**

#### • total cost can be determined as

(uops\_issued:any - uops\_retired:slots)/ (uops\_issued:any/uops\_issued:any:c=1)

non retired uops/uop\_issue rate
 decomposed into non predicted branches and

#### mispredicted branches as

- baclears:clear (6 cycle minimum penalty)
- o br\_misp\_retired:all\_branches (6 cycle minimum penalty)



# Multi thread collisions on WSM

- Only an issue on machines with HT enabled
- Pipeline collisions can occur at FE, Exec and retirement
- Additional effects can occur in caches due to mutual evictions
  - not included here as I know of no way to measure this directly
    - requires difference of HT on HT off
      - Ioad latency
      - instruction starvation
      - BW saturation
      - store resource saturation



# Multi thread collisions on WSM

### • FE collisions

- control of (in order) FE alternates between threads when both have instructions/uops
- Dispatch collisions can occur when threads can dispatch
   a can be approximated as a 0.5 \* product of probabilities
   resource\_stalls are likely highly correlated between threads

#### Execution collisions

likely dominated by load port collisions

can be approximated as a 0.5 \* product of probabilities

#### Retirement collisions

 control of (in order) retirment alternates between threads when both have instructions/uops

can be approximated as a 0.5 \* product of probabilities



# Multi thread collisions on WSM

- best execution: the same binary runs on both threads
- This makes it possible to evaluate both probabilities with one thread, as they are the same

• FE

- FE Prob ~ uops\_issued:any:c=1/(cpu\_clk\_unhalted resource\_stalls.any)
- FE collision ~ (uops\_issued:any:c=1/(cpu\_clk\_unhalted resource\_stalls.any))\*\*2

### Exec collisions are usually largest for loads

- $\circ$  collisions delay one load by 1 cycle, increasing the latency
- $\circ$  difficult to estimate for ports 1,3,5 (ALU)
- Exec load Prob ~ Uops\_executed:port2\_core/
  - (2\*cpu\_clk\_unhalted)
    - the factor of 2 is there because the event counts both threads
- Exec collision ~ (Uops\_executed:port2\_core/(2\*cpu\_clk\_unhalted))\*\*2

### Retirement

o collisions ~ (uops\_retired:any:c=1/cpu\_clk\_unhalted)\*\*2

# Lock Acquisition

- this is not so great on WSM
- use the load latency event to identify very long latency loads
- these are usually highly contested locks
- this is can be checked against the disassembly



# Port saturation

- When one port is dispatching uops on almost every cycle, that will define a lower limit to the execution
- no optimization is possible unless the uops on the saturated port are reduced
- For example: A large number of distinct loops are created due explicit source (F90 style array notation) or by compiler loop distribution. This results in the same data being reloaded in every loop and port2 is saturated.
- Solution is to merge the loops and keep the data in a register



# Port Saturation on WSM

• Memory ports count for both threads (ports 2,3,4)

#### • Saturation is determined by the maximum of:

- Uops\_executed:port0/cpu\_clk\_unhalted
- Uops\_executed:port1/cpu\_clk\_unhalted
- Uops\_executed:port2\_core/cpu\_clk\_unhalted
- Uops\_executed:port3\_core/cpu\_clk\_unhalted
- Uops\_executed:port4\_core/cpu\_clk\_unhalted
- Uops\_executed:port5/cpu\_clk\_unhalted

### Port2 is usually the culprit

 for an optimized dense matrix multiply ports 0 and 1 should be the constraint



### Function call overhead

 Function calls can require several cycles of instructions just for set up (loading arguments to stacks or registers, call + trampolines) and tear down (restoring state, return)

 $\circ$  assuming a 3 cycle penalty is probably reasonable

 There can be an additional penalty caused by missed compiler optimizations due to the compiler not knowing what the function is doing

 $\circ$  loads cannot be hoisted above function calls for example

cost ~ 3\*br\_inst\_retired:near\_call

WSM, suffers from shaddowing

- Even better to use LBR's filtered on return and sampled with br\_inst\_retired:near\_return
  - get source and target
  - $\circ$  16 measures/ sample

# **Exception handling**

- Exceptions handled by the microcode sequencer result in a large flow of uops through the pipeline.
- You are not stalled, but you are not making progress.
- Classic example might be handling denormals
- cost ~ uops\_decoded:ms\_cycles\_active/cpu\_clk\_unhalted

   this also results in an anomolous value for
   uops\_retired:any/inst\_retired:any
   which may have less skid



### Instruction serialization

- Dependencies between instructions can result in low instruction level parallelism (ILP)
- EX: a = b+c+d+e+f+g+h+i;
  - ANSI requires this be evaluated left to right creating dependencies
  - $\circ$  for FP operands this results in stalls and low ILP
  - o recoding as a = ((b+c)+(d+e))+((f+g)+(h+1)); breaks the dependency
- At this time there are no HW events to identify this
- It will require static analysis or a pipeline simulator

