# Performance Diagnosis for Hybrid CPU/GPU Environments

#### Michael M. Smith and Karen L. Karavanic Computer Science Department Portland State University



# Performance Diagnosis for Hybrid CPU/GPU Environments

#### Michael M. Smith and Karen L. Karavanic Computer Science Department Portland State University

Work in Progress



## Introduction

Shift to GPUs:

- Single core processors have hit performance wall due to heat dissipation and power requirements
- => multicore, manycore
- Top500 (June 2011):
  - 17/500 are GPU-accelerated
  - Includes #2 (Tianhe-1a), #4 (Nebulae) and #5 (Tsubame 2.0)
- Hybrid GPU programming model different, and programmers need tools to provide unified view of application's performance



Performance Diagnosis of Hybrid Applications: Project Overview

- A benchmark suite for evaluating performance tools
  under development
- High level diagnostic metrics to convey most important performance trends (note: want them to work for CUDA and OpenCL)
- Visualizations to convey most important performance trends
- Funding for Curriculum Innovation in Multicore Computing → New PSU Course: General Purpose GPU Computing



### Graphic Processor Unit (GPU)



compute/cuda/2\_0/docs/NVIDIA\_CUDA\_Programming\_Guide\_2.0.pdf



Scheduling unit: warp = 32 threads Max per MP: 8 blocks, 32 warps



## **GPU Programming**



Portland State

# **GPU Programming With CUDA**





# A Simple Performance Tool Benchmark Suite

Inspired by APART Test Suite

Goals:

- Easily understandable behavior
- Used to check correctness of diagnosis
- Started with an existing single device implementation of matrix multiplication and extended it to support:
  - Multiple GPU devices
  - Overlap CPU and GPU computation
  - Use pinned memory
  - Use asynchronous memory transfers
- Based on *Programming Massively Parallel Processors: A Hands-on Approach* by Kirk and Hwu



## Naive Kernel

P = M x N [4x4] d: data in global memory ds: data in shared memory

- Matrix multiplication performed by calculating dot product of rows in M and columns in N
- Kernel configured to use one block of threads, so size of matrices limited by the maximum number of threads in a block
- In our case this was 16x16
  - Maximum number of threads in a block is 512
  - 16x16 is largest size that is a power of two



## **Tiled Kernel**

- Breaks the P<sub>d</sub> matrix up into tiles
- Tiles the same size as a block

P = M x N [4x4] d: data in global memory ds: data in shared memory





#### **Tiled Kernel**



#### P = M x N [4x4] d: data in global memory ds: data in shared memory



## **Tiled Plus Shared Memory Kernel**

- Tiled kernel accesses data in global memory multiple times
- Tiled plus shared memory kernel uses shared memory to reduce global memory traffic
- Breaks computation up into phases
- Threads cooperatively load elements into shared memory



P = M x N [4x4] d: data in global memory ds: data in shared memory



#### Phase One





#### Phase Two





## **Multiple Device Support**

P = M x N [4x4] d: data in global memory ds: data in shared memory

- CUDA programming model requires at least one host thread per device
- We divide the work among multiple host threads.





#### **Multiple Device Support**





#### **Pinned Memory Optimizations**

- Asynchronous memory transfers
  - Requires pinned memory
  - Non-blocking memory transfers for host



## Hybrid Matrix Multiplication

- Overlaps CPU and GPU computation
- Divides work same as multiple device version
  - One thread performs computation on device
  - Other thread performs computation on host





## **Device Efficiency Metric**

- Goal indicate if the overhead of moving data to the device was justified
- Theoretical definition: kernel compute time / kernel wall clock
- Kernel device time: amount of time kernel executes on device
- Device time: amount of time kernel and data movement functions execute on the device
- Minimum value: 0
- Maximum value: 1



#### **Device Utilization**

- Goal show how much of device's available computation is used
- Device time: amount of time kernel and data movement functions execute on the device
- Wall clock time: amount of time the application ran
- Minimum value: 0
- Maximum value: 1

$$DU = \frac{\text{device time}}{\text{wall clock time}}$$



### Experiments

Goals:

- Use matrix multiplication benchmark suite to study the behavior of the derived metrics
- What do the derived metrics tell us about a real scientific application ?



#### **Experimental Design - Instrumentation**

CudaProf configured to gather:

- kernel device time: gputime for kernel functions
- device time: gputime for kernel and data movement functions
- wall clock time: external time utility
- Tesla C1060 (1 GPU), S1070 (4 GPUs): compute capability 1.3



## **Experimental Design - Matrix Multiplication**

- Kernels:
  - Naive
  - Tiled
  - Tiled plus shared memory
- Memory optimizations:
  - Paged memory
  - Pinned memory
  - Pinned memory with asynchronous memory transfers
- Multiple devices
- Overlapped CPU and GPU computation
- Matrix sizes:
  - from 16x16 to 16,384x16,384





Matrix multiplication configured with: tiled+shared memory kernel, pinned memory, asynchronous memory transfers, single device





Matrix multiplication configured with: tiled+shared memory kernel, pinned memory, asynchronous memory transfers, two devices





Matrix multiplication configured with: tiled+shared memory kernel, pinned memory, asynchronous memory transfers, overlapping CPU and GPU computation







Matrix multiplication using tiled kernel, paged memory, single device. Matrix multiplication using tiled plus shared memory kernel, paged memory, single device.



device time

wall clock time

Matrix Size	Device Utilization		
	1 device	2 devices	
	dev0	dev0	dev1
16x16	0.00	0.00	0.00
512x512	0.00	0.00	0.00
1024x1024	0.01	0.01	0.01
2048x2048	0.09	0.04	0.04
4096x4096	0.37	0.23	0.23
8192x8192	0.78	0.61	0.61
16384x16384	0.93	0.85	0.85

Matrix multiplication configured with: tiled+shared memory kernel, pinned memory, asynchronous memory transfers



## **Experimental Design - NAMD**

- Are these metrics useful for full-scale application? Molecular dynamics simulator
- Extended by Phillips et al. to support GPUs
- Configured to simulate the Satellite Tobacco Mosaic Virus (STMV)
- Modified an existing simulation configuration



## NAMD Case Study





#### NAMD Case Study





## **Observations & Questions**

- Device efficiency can be used to indicate performance in a hybrid environment, but doesn't reflect optimizations between kernels
- Device utilization can be used to indicate performance in a hybrid environment, but doesn't show how much an application can be accelerated
- Does device utilization matter?
- What about CPU utilization? Is CPU wait time "free"? FLOPs/watt?
- How can we visualize the asynchronous transfers and streams?
- Most common student questions:
  - How can I tell what the GPU is doing?? (perf.,scheduling)
  - How should I break down the problem? (blocks, streams)



#### Acknowledgments and contact info

- This work funded in part by National Science Foundation Award #1044973.
- Thanks to all students in "Performance Analysis of Heterogeneous Multicore Systems."
- Benchmark suite completed for CUDA and OpenCL.
- <u>karavan@cs.pdx.edu</u>
- www.cs.pdx.edu/~karavan

