

# Perfmon2: status update

---

Stéphane Eranian <eranian@google.com>

- What changed since last year?
- Status
- Mainline merge challenges

what changed?

---

- No new features, quite the contrary!
- No struct arg modified by programming syscalls
  - used to be for pfarg\_setdesc\_t (timeout), pfarg\_pm\*\_t (error)
  - possible to share parameters between sessions: system-wide
- Set switch timeout must be multiple of clock granularity
  - kernel does not round it up anymore
  - avoid mistakes later on
  - granularity via clock\_getres() (I know, it's not in libc!)

- Use hrtimers for timeout-based event set switching
  - avoid problems with tickless kernel in system-wide mode
  - less overhead
- More modular code
  - group features by module: rw, intr, sets, pmu, init, sysfs, debugfs, syscalls, smpl,...
  - clear separation between kernel and user headers
  - make headers\_install
- Rewritten x86 support
  - all PMUs-specific code embedded into PMU description module (code+data)
- Vastly updated sysfs code
- New optional debugfs interface to report perfmon2 statistics

## other perfmon2 changes

---



- Kernel source code managed with GIT on kernel.org
  - improves manageability, visibility
  - improves tracking of code contributions
  - easier to track mainline kernel
- One release for each new mainline kernel
  - yes, libpfm, pfmon version numbers are increasing again!
- All user code + mailing list hosted on SourceForge.net

- Utrace-ready (internal tracing engine)
  - automatic support for Roland McGraph's utrace interface
  - key advantage: no ptrace() to stop/resume thread, can invoke syscalls directly
  - need utrace-enabled kernel
- Intel PEBS/BTS/DS management interface (Markus Metzger, Intel)
  - coordinate access to resources via internal API
  - provides DS\_AREA, IA32\_DEBUGCTL context switch support
  - simplify PEBS code for perfmon2
  - code not yet released, waiting for full ds.h interface in mainline

- IBM Power4, Power5, Power6 support (IBM)
- IBM Cell support (Toshiba)
- Sicortex Nodechip support (Phil Mucci)
- AMD Barcelona support (AMD)
  - including full support for Instruction Based Sampling (IBS)
- Sun Sparc support (Ultra\*, Niagara\*) (Dave Miller)
- documentation cleanups (Cray)
- Python bindings (Google)
- dynamic system call numbers detection (2.6.24 and up)

- Old Pentium II, III, Pro support (Vince Weaver, Cornell U.)
- SUN Sparc support (Ultra\*, Niagara\*) (Dave Miller)
- IBM Power4, Power5, Power6 support (IBM)
- IBM Cell support (Sony)
- Symbol correlations across dlopen/dlclose (CERN)
- Process attribution in system-wide (Phil Mucci)
- Intel PEBS support on Core 2
- Lots of bug fixes



# Perfmon2 architecture summary



user level

kernel level

sysfs

syscalls

file

PMU  
description  
module

pmu

perfmon  
core

res sets

ctxsw

smpl  
fmt

intr

default

two-way

kernel-call-stack

OProfile

PEBS

perfmon arch-specific

PMU Hardware

# Supported processors



HW Vendors	Model	Contributors
AMD	AMD64 family 6	Cornell U.
AMD	AMD64 family 15	Hewlett-Packard Laboratories
AMD	AMD64 family 16	AMD
Intel	Itanium (all models)	Hewlett-Packard Laboratories
Intel	Pentium II, Pentium Pro	Cornell U.
Intel	Pentium III, Pentium M	Hewlett-Packard Laboratories
Intel	Core Duo/Core Solo	Hewlett-Packard Laboratories
Intel	Pentium 4 (Neburst)	Intel
Intel	Core 2 Duo	Hewlett-Packard Laboratories
MIPS	many	Phil Mucci, SiCortex, Broadcom, Cornell U.
IBM	Power4, Power5, PPC970	IBM
IBM	Power 6	IBM
IBM	Cell	IBM, Sony, Toshiba
Cray	X2, XT	Cray
Sun	Ultra12, Ultra3*, Ultra4+	David S. Miller
Sun	Niagara1, Niagara2	David S. Miller


- to come: Intel Nehalem, Intel Tukwila
- still missing: ARM

- up to perfmon v2.8
- soon to be released
  - Linux v2.6.26 patch, libpfm-3.5, pfmon-3.5
- future work:
  - focus on merge (cleanup, simplify, explain)
  - variable width counters
  - drop MASKED state
  - add PMD -> PMC dependency information for all PMUs

# Gpfmon: pfmon GUI front-end



- Python-based, open-source front-end from CERN



what's up with the merge?

---


- To have impact, perfmon2 must be in mainline
  - available in off-the-shelf distros
- Perfmon2 code base is big:
  - spans 5 processor architectures
  - touches context switch, syscalls, fork, exit, kernel exit, interrupt
  - 1.1MB patch, 10,000 lines of C (patch)
- LKML review: cannot be merged as is
  - too big, over-engineered
  - concerns about extensibility (syscalls never disappear)
  - feedback can be constructive: debugfs, sysfs, Kbuild,
- Must start from scratch: perfmon3

# Our solution: minimal perfmon



- Start from scratch: perfmon3
  - concentrate first on basic value-add: per-thread counting
  - don't be afraid to break backward compatibility with perfmon2
  - use their tool: quilt
- Quilt: what's that?
  - collection of scripts to manage patches as a stack: push, pop
  - force features (code) to be attributed to a specific patch
  - easy to mail patch stack to LKML
- Minimal perfmon2 quilt series:
  - track linux-next and mainline GIT trees
  - import ONLY code to support per-thread counting
  - drop everything else: sampling, event-sets, PMU descriptions, sampling formats
  - only supports: Intel architectural, AMD AMD64 PMUs
  - 200KB, 2000 lines of C (patch)

# Minimal perfmon2 architecture summary



- How to extend a syscall-based interface?

1. add new system calls
2. make the syscall parameters extensible

- Parameter extensibility:

- add new flag for new parameter, then kernel checks:
- pfm\_func(int fd, int flags, pfarg\_p\_t \*p);
- pfm\_func(int fd, int flags, pfarg\_p\_t \*p, pfarg\_q\_t \*q);
- pfm\_func(fd, XTRA\_FEATURE, &p, &q)

- Struct extensibility:

- add new flags for each new feature, reserved no need to be zero
- struct pfarg\_p\_t { int flags; uint64\_t reserved[8]; }
- struct pfarg\_p\_t { int flags; uint64\_t new; uint64\_t reserved[7]; }
- struct pfarg\_p\_t p = { NEW\_P, 0xf0, };

# syscall interface proposal



```
int pfm_create_context(pfarg_ctx_t *c, char *s, void *a, size_t s)
int pfm_write_pmcs(int fd, pfarg_pmc_t *pmcs, int n)
int pfm_write_pmds(int fd, pfarg_pmd_t *pmcs, int n)
int pfm_read_pmds(int fd, pfarg_pmd_t *pmcs, int n)
int pfm_load_context(int fd, pfarg_load_t *ld)
int pfm_start(int fd, pfarg_start_t *st)
```

```
int pfm_stop(int fd)
int pfm_restart(int fd)
int pfm_create_evtsets(int fd, pfarg_setdesc_t *s, int n)
int pfm_delete_evtsets(int fd, pfarg_setdesc_t *s, int n)
int pfm_getinfo_evtsets(int fd, pfarg_setinfo_t *i, int n)
int pfm_unload_context(int fd);
```

- Use flags for extensibility
- Merge pfm\_start() and pfm\_restart()
- Do we need pfm\_delete\_evtsets()?
- Drop pmd/pmc distinction? pfm\_read\_reg(), pfm\_write\_reg()

```
int pfm_create_context(int flags, char *s, void *a, size_t s)
int pfm_write_pmcs(int fd, pfarg_pmc_t *pmcs, size_t s)
int pfm_write_pmds(int fd, pfarg_pmd_t *pmcs, size_t s)
int pfm_read_pmds(int fd, pfarg_pmd_t *pmcs, size_t s)
int pfm_load_context(int fd, int flags, int target)
int pfm_start(int fd, int flags)
```

```
int pfm_stop(int fd, int flags)
int pfm_create_evtsets(int fd, int flags, pfarg_setdesc_t *s, size_t s)
int pfm_delete_evtsets(int fd, pfarg_setdesc_t *s, size_t s) !!!
int pfm_getinfo_evtsets(int fd, pfarg_setinfo_t *i, size_t s)
int pfm_unload_context(int fd);
```

- All major processors supported now!
- Feature set is complete
- Merging with minimal patch series
- Strong community of users and contributors, thanks!

# Thank You!

---

Q&A

# How we got there?



- incremental work over several years
- most features were requested by advanced users (like you guys!)
  - huge gap between casual and advanced users
- over-engineered to provide maximum flexibility:
  - no need for yet another interface to support new HW
  - successful so far: IBM Power 6, Intel PEBS, AMD IBS, Itanium
- not a big fan of pushing complexity down to kernel
  - no event knowledge
  - system-wide is per-cpu
- development remained outside mainline too long
  - needed to validate interface on all major processors
  - difficult to change APIs once integrated