Hardware Performance Monitoring with PAPI

Dan Terpstra terpstra@cs.utk.edu

CScADS Autotuning Workshop July 2007





- Middleware that provides a consistent programming interface for the performance counter hardware found in most major micro-processors.
- Countable events are defined in two ways:
 - Platform-neutral Preset Events
 - Platform-dependent Native Events
- Preset Events can be derived from multiple Native Events
- All events are referenced by name and collected into EventSets for sampling
- Events can be multiplexed if counters are limited
- Statistical sampling is implemented by:
 - Software overflow with timer driven sampling
 - Hardware overflow if supported by the platform





 PAPI runs on most modern processors and **Operating Systems of interest to HPC:** > IBM POWER{3, 4, 5} / AIX > POWER{4, 5, 6} / Linux $PowerPC{-32, -64, 970} / Linux$ > Blue Gene / L > Intel Pentium II, III, 4, M, Core, etc. / Linux > Intel Itanium{1, 2, Montecito?} > AMD Athlon, Opteron / Linux > Cray T3E, X1, XD3, XT{3, 4} Catamount > Altix, Sparc, SiCortex... …and even Windows! ▶ ...but not Mac ⊗





- http://icl.cs.utk.edu/papi/
- Started as a Parallel Tools
 Consortium project in 1998
- Goal:
 - Produce a specification for a portable interface to the hardware performance counters available on most modern microprocessors".








Figure 2: Timeline of releases for each tool represented in the project. The vertical dashed lines indicate SC conference dates where the tools are regularly demonstrated. TAU's v1.0 release occurred at SC'97.

SDCI HPC Improvement: High-Productivity Performance Engineering (Tools, Methods, Training) for the NSF HPC Applications Submitted January 22, 2007

Allen D. Malony, Sameer Shende, Shirley Moore, Nicholas Nystrom, Rick Kufrin


Some Tools that use PAPI



- TAU (U Oregon) <u>http://www.cs.uoregon.edu/research/tau/</u>
- HPCToolkit (Rice Univ) <u>http://hipersoft.cs.rice.edu/hpctoolkit/</u>
- KOJAK (UTK, FZ Juelich) <u>http://icl.cs.utk.edu/kojak/</u>
- PerfSuite (NCSA) <u>http://perfsuite.ncsa.uiuc.edu/</u>
- Titanium (UC Berkeley) <u>http://www.cs.berkeley.edu/Research/Projects/titanium/</u>
- SCALEA (Thomas Fahringer, U Innsbruck) <u>http://www.par.univie.ac.at/project/scalea/</u>
- Open Speedshop (SGI) <u>http://oss.sgi.com/projects/openspeedshop/</u>
- SvPablo (UNC Renaissance Computing Institute) http://www.renci.unc.edu/Software/Pablo/pablo.htm







Two exposed interfaces to the underlying counter hardware:

- 1. The low level API manages hardware events in user defined groups called *EventSets*, and provides access to advanced features.
- 2. The high level API provides the ability to start, stop and read the counters for a specified list of events.



PAPI Hardware Events

Preset Events

- Standard set of over 100 events for application performance tuning
- > No standardization of the exact definition
- Mapped to either single or linear combinations of native events on each platform
- Use papi_avail utility to see what preset events are available on a given platform
- Native Events
 - > Any event countable by the CPU
 - > Same interface as for preset events
 - Use papi_native_avail utility to see all available native events
- Use <u>papi_event_chooser</u> utility to select a compatible set of events

Ĉ



Data and Instruction Range Qualification

- Generalized PAPI interface for data structure and instruction address range qualification
- Applied to the specific instance of the Itanium2
- Extended an existing PAPI call, PAPI_set_opt(), to specify starting and ending addresses of data structures or instructions to be instrumented

```
option.addr.eventset = EventSet;
option.addr.start = (caddr_t)array;
option.addr.end = (caddr_t)(array + size_array);
retval = PAPI_set_opt(PAPI_DATA_ADDRESS, &option);
```

- An instruction range can be set using PAPI_INSTR_ADDRESS
- papi_native_avail was modified to list events that support data or instruction address range qualification.



PAPI Preset Events

• Of ~100 events, over half are cache related:

PAPI_L1_DCA: PAPI_L1_DCR: PAPI_L1_DCW:	Level 1 data cache hits Level 1 data cache accesses Level 1 data cache reads Level 1 data cache writes Level 1 data cache misses
PAPI_L1_ICA: PAPI_L1_ICR: PAPI_L1_ICW:	Level 1 instruction cache hits Level 1 instruction cache accesses Level 1 instruction cache reads Level 1 instruction cache writes Level 1 instruction cache misses
PAPI_L1_TCA: PAPI_L1_TCR: PAPI_L1_TCW:	Level 1 total cache hits Level 1 total cache accesses Level 1 total cache reads Level 1 total cache writes Level 1 cache misses
	Level 1 load misses Level 1 store misses A Repeat for Levels 2 and 3





Other cache and memory events:

Shared cache	PAPI_CA_SNP: PAPI_CA_SHR: PAPI_CA_CLN: PAPI_CA_INV: PAPI_CA_ITV:	Requests for a snoop Requests for exclusive access to shared cache line Requests for exclusive access to clean cache line Requests for cache line invalidation Requests for cache line intervention
TLB	PAPI_TLB_DM: PAPI_TLB_IM: PAPI_TLB_TL: PAPI_TLB_SD:	Data translation lookaside buffer misses Instruction translation lookaside buffer misses Total translation lookaside buffer misses Translation lookaside buffer shootdowns
Resource Stalls	PAPI_LD_INS: PAPI_SR_INS: PAPI_MEM_SCY: PAPI_MEM_RCY: PAPI_MEM_WCY: PAPI_RES_STL: PAPI_FP_STAL:	Load instructions Store instructions Cycles Stalled Waiting for memory accesses Cycles Stalled Waiting for memory Reads Cycles Stalled Waiting for memory writes Cycles stalled on any resource Cycles the FP unit(s) are stalled





Program flow:

Branches	PAPI_BR_INS: PAPI_BR_UCN: PAPI_BR_CN: PAPI_BR_TKN: PAPI_BR_NTK: PAPI_BR_MSP: PAPI_BR_PRC:	Branch instructions Unconditional branch instructions Conditional branch instructions Conditional branch instructions taken Conditional branch instructions not taken Conditional branch instructions mispredicted Conditional branch instructions correctly predicted
	PAPI_BTAC_M:	Branch target address cache misses
Condition	PAPI_CSR_FAL:	Failed store conditional instructions
Stores	PAPI_CSR_SUC: PAPI_CSR_TOT:	Successful store conditional instructions Total store conditional instructions



PAPI Preset Events (iv)

Timing, efficiency, pipeline:

PAPI_TOT_CYC:	Total cycles
PAPI_TOT_IIS:	Instructions issued
PAPI_TOT_INS:	Instructions completed
PAPI_INT_INS:	Integer instructions completed
PAPI_LST_INS:	Load/store instructions completed
PAPI_SYC_INS:	Synchronization instructions completed
PAPI_BRU_IDL:	Cycles branch units are idle
PAPI_FXU_IDL:	Cycles integer units are idle
PAPI_FPU_IDL:	Cycles floating point units are idle
PAPI_LSU_IDL:	Cycles load/store units are idle
PAPI_STL_ICY:	Cycles with no instruction issue
PAPI_FUL_ICY:	Cycles with maximum instruction issue
PAPI_STL_CCY:	Cycles with no instructions completed
PAPI_FUL_CCY:	Cycles with maximum instructions completed
PAPI_HW_INT:	Hardware interrupts






Floating point:

PAPI_FP_INS:	Floating point instructions
PAPI_FP_OPS:	Floating point operations
PAPI_FML_INS:	Floating point multiply instructions
PAPI_FAD_INS:	Floating point add instructions
PAPI_FDV_INS:	Floating point divide instructions
PAPI_FSQ_INS:	Floating point square root instructions
PAPI_FNV_INS:	Floating point inverse instructions
PAPI_FMA_INS:	FMA instructions completed
PAPI_VEC_INS:	Vector/SIMD instructions







PMD: AMD Athlon, Opteron

31	24	23	22	21	20	19	18	17	16	15	8	7	0
				ed					~				
CNT_MASK		N	Ш	erv	L N	РС	ш	OS	ISL I		UNIT_MASK	EVENT_S	ELECT
				res							8 mask bits	8 bits: 25	6 events

PMC: Intel Pentium II, III, M, Core; AMD Athlon, Opteron





Intel Pentium Core: L2_ST

```
{ .pme_name = "L2_ST",
  .pme code = 0x2a,
  .pme flags = PFMLIB CORE CSPEC,
 .pme_desc = "L2 store requests",
 .pme_umasks = {
   { .pme_uname = "MESI",
      .pme_udesc = "Any cacheline access",
      .pme ucode = 0xf
   },
   { .pme_uname = "I_STATE",
      .pme_udesc = "Invalid cacheline",
      .pme_ucode = 0x1
   },
     .pme uname = "S STATE",
      .pme udesc = "Shared cacheline",
      .pme ucode = 0x2
   },
   { .pme uname = "E STATE",
      .pme_udesc = "Exclusive cacheline",
      .pme ucode = 0x4
   },
     .pme uname = "M STATE",
      .pme_udesc = "Modified cacheline",
      .pme ucode = 0x8
   }
```

```
{ .pme_uname = "SELF",
 .pme_udesc = "This core",
 .pme_ucode = 0x40
},
{ .pme_uname = "BOTH_CORES",
 .pme_udesc = "Both cores",
 .pme_ucode = 0xc0
}
},
.pme_numasks = 7
```


```
PRESET,
PAPI_L2_DCA,
DERIVED_ADD,
L2_LD:SELF:ANY:MESI,
L2_ST:SELF:MESI
```

},

. . .




How many counters does it take...










Performance Counters:

- > 48 UPC Counters
 - > shared by both CPUs
 - > External to CPU cores
 - > 32 bits :(
- > 2 Counters on each FPU
 - > 1 counts load/stores
 - > 1 counts arithmetic operations
- > Accessed via blg_perfctr
- > 15 Preset Events
 - > 10 PAPI presets
 - > 5 Custom BG/L presets
- > 328 native events available

Cell Broadband Engine




- Each Cell contains: 1 PPE and 8 SPEs.
 - > ...and 1 PMU external to all of these.
 - > 8 16-bit counters configurable as 4 32-bit counters.
 - > 1024 slot 128-bit trace buffer
 - > 400 native events
- Working with IBM engineers on
 - > developing perfmon2 libpfm layer for Cell BE
 - Linux Cell BE kernel modifications
 - > Porting PAPI-C
 (LANL grant)



Cell Processor Architecture



Top500 Operating Systems







- Written by Mikael Petterson
 Labor of love...
 First available: Fall 1999
 First PAPI use: Fall 2000
 Supports:
 Intel Pentium II, III, 4, M, Core
 AMD K7 (Athlon), K8 (Opteron)
 - >IBM PowerPC 970, POWER4, POWER5





- Patches the Linux kernel
 - Saves perf counters on context switch
 - Virtualizes counters to 64-bits
 - Memory-maps counters for fast access
 - Supports counter overflow interrupts where available
- ◆ User Space Library
 ◇ PAPI uses about a dozen calls





- Steady development
 - ▶1999 2004
- ◆ Concerted effort for kernel inclusion
 ◇ May 2004 May 2005
- Ported to Cray Catamount; Power Linux
 - ≻~ 2005
- ◆ Maintenance only
 > 2005 →





- Written by Stephane Eranian @ HP
- ◆ Originally Itanium only
 > Built-in to the Linux-ia64 kernel since 2.4.0
- System call interface
- Ibpfm helper library for bookkeeping





- Provides a generic interface to access PMU
 Not dedicated to one app, avoid fragmentation
- Must be portable across all PMU models:
 Almost all PMU-specific knowledge in user level libraries
- Supports per-thread monitoring
 - > Self-monitoring, unmodified binaries, attach/detach
 - multi-threaded and multi-process workloads
- Supports system-wide monitoring
- Supports counting and sampling
- No modification to applications or system
- Built-in, efficient, robust, secure, simple, documented

* Slide contents courtesy Stephane Eranian





- Setup done through external support library
- Uses a system call for counting operations
 - > More flexibility, ties with ctxsw, exit, fork
 - Kernel compile-time option on Linux
- Perfmon2 context encapsulates all PMU state
 Each context uniquely identified by file descriptor
- int perfmonctl(int fd, int cmd, void *arg, int narg)

PFM_CREATE_CONTEXT	PFM_READ_PMDS	PFM_START
PFM_WRITE_PMCS	PFM_LOAD_CONTEXT	PFM_STOP
PFM_WRITE_PMDS	PFM_UNLOAD_CONTEXT	PFM_RESTART
PFM_CREATE_EVTSET	PFM_DELETE_EVTSET	PFM_GETINFO_EVTSET
PFM_GETINFO_PMCS	PFM_GETINFO_PMDS	
PFM_GET_CONFIG	PFM_SET_CONFIG	





- Support today for:
 - Intel Itanium, P6, M, Core, Pentium4, AMD Opteron, IBM Power, MIPS, SiCortex
- Full native event tables for supported processors
- Kernel based Multiplexing
 Event set chaining
- Kernel based Sampling/Overflow
 - Time or event based
 - Custom sampling buffers






- Kernel integration
 - 'Final' integration testing underway
 - Possible inclusion in 2.6.22 kernel
- Implemented by Cray in CNK, X2
- Cell BE
 - Port with IBM engineers is underway
- Leverage libpfm for PAPI native events
 Migration completed for P6, Core, P4, Opteron
- PAPI testing on perfmon2 patched kernels
 - > Opteron currently being tested
 - > Woodcrest/Clovertown testing planned



- Goals:
 - Support simultaneous access to on- and offprocessor counters
 - Solute hardware dependent code in a separable 'component' module
 - Extend platform independent framework code to support multiple simultaneous components
 - Add or modify API calls to support access to any of several components
 - Modify build environment for easy selection and configuration of multiple available components
- Will be released (RSN*) as PAPI 4.0










Component PAPI Design



CScADS Autotuning



PAPI-C Status

- PAPI 3.9 pre-release available with documentation
- Implemented Myrinet substrate (native counters)
- Implemented ACPI temperature sensor substrate
- Working on Infiniband and Cray Seastar substrates (access to Seastar counters not available under Catamount but expected under CNL)
- Asked by Cray engineers for input on desired metrics for next network switch
- Tested on HPC Challenge benchmarks
- Tested platforms include Pentium III, Pentium 4, Core2Duo, Itanium (I and II) and AMD Opteron





- PAPI_get_component_info()
- PAPI_num_cmp_hwctrs()
- PAPI_get_cmp_opt()
- PAPI_set_cmp_opt()
- PAPI_set_cmp_domain()
- PAPI_set_cmp_granularity()





- CPU components are automatically detected by configure and included in the build
- CPU component assumed to be present and always configured as component 0
- To include additional components, use configure option

--with-<cmp> = yes

- Currently supported components
 - > with-acpi = yes
 - > with-mx = yes
 - > with-net = yes
- The make process compiles and links sources for all requested components into a single library





		i	
LANAI_UPTIME	ACK_NACK_FRAMES_IN_PIPE	REPLY_SEND	ROUTE_DISPERSION
COUNTERS_UPTIME	NACK_BAD_ENDPT	REPLY_RECV	OUT_OF_SEND_HANDLES
BAD_CRC8	NACK_ENDPT_CLOSED	QUERY_UNKNOWN	OUT_OF_PULL_HANDLES
BAD_CRC32	NACK_BAD_SESSION	DATA_SEND_NULL	OUT_OF_PUSH_HANDLES
UNSTRIPPED_ROUTE	NACK_BAD_RDMAWIN	DATA_SEND_SMALL	MEDIUM_CONT_RACE
PKT_DESC_INVALID	NACK_EVENTQ_FULL	DATA_SEND_MEDIUM	CMD_TYPE_UNKNOWN
RECV_PKT_ERRORS	SEND_BAD_RDMAWIN	DATA_SEND_RNDV	UREQ_TYPE_UNKNOWN
PKT_MISROUTED	CONNECT_TIMEOUT	DATA_SEND_PULL	INTERRUPTS_OVERRUN
DATA_SRC_UNKNOWN	CONNECT_SRC_UNKNOWN	DATA_RECV_NULL	WAITING_FOR_INTERRUPT_DMA
DATA_BAD_ENDPT	QUERY_BAD_MAGIC	DATA_RECV_SMALL_INLINE	WAITING_FOR_INTERRUPT_ACK
DATA_ENDPT_CLOSED	QUERY_TIMED_OUT	DATA_RECV_SMALL_COPY	WAITING_FOR_INTERRUPT_TIM
DATA_BAD_SESSION	QUERY_SRC_UNKNOWN	DATA_RECV_MEDIUM	ER
PUSH_BAD_WINDOW	RAW_SENDS	DATA_RECV_RNDV	SLABS_RECYCLING
PUSH_DUPLICATE	RAW_RECEIVES	DATA_RECV_PULL	SLABS_PRESSURE
PUSH_OBSOLETE	RAW_OVERSIZED_PACKETS	ETHER_SEND_UNICAST_CNT	SLABS_STARVATION
PUSH_RACE_DRIVER	RAW_RECV_OVERRUN	ETHER_SEND_MULTICAST_C	OUT_OF_RDMA_HANDLES
PUSH_BAD_SEND_HANDLE	RAW_DISABLED	NT	EVENTQ_FULL
_MAGIC	CONNECT_SEND	ETHER_RECV_SMALL_CNT	BUFFER_DROP
PUSH_BAD_SRC_MAGIC	CONNECT_RECV	ETHER_RECV_BIG_CNT	MEMORY_DROP
PULL_OBSOLETE	ACK_SEND	ETHER_OVERRUN	HARDWARE_FLOW_CONTROL
PULL_NOTIFY_OBSOLETE	ACK_RECV	ETHER_OVERSIZED	SIMULATED_PACKETS_LOST
PULL_RACE_DRIVER	PUSH_SEND	DATA_RECV_NO_CREDITS	LOGGING_FRAMES_DUMPED
ACK_BAD_TYPE	PUSH_RECV	PACKETS_RESENT	WAKE_INTERRUPTS
ACK_BAD_MAGIC	QUERY_SEND	PACKETS_DROPPED	AVERTED_WAKEUP_RACE
ACK_RESEND_RACE	QUERY_RECV	MAPPER_ROUTES_UPDATE	DMA_METADATA_RACE
LATE_ACK			






LANAI_UPTIME	ACK_NACK_FRAMES_IN_PIPE	REPLY_SEND	ROUTE_DISPERSION
COUNTERS_UPTIME	NACK_BAD_ENDPT	REPLY_RECV	OUT_OF_SEND_HANDLES
BAD_CRC8	NACK_ENDPT_CLOSED	QUERY_UNKNOWN	OUT_OF_PULL_HANDLES
BAD_CRC32	NACK_BAD_SESSION	DATA_SEND_NULL	OUT_OF_PUSH_HANDLES
UNSTRIPPED_ROUTE	NACK_BAD_RDMAWIN	DATA_SEND_SMALL	MEDIUM_CONT_RACE
PKT_DESC_INVALID	NACK_EVENTQ_FULL	DATA_SEND_MEDIUM	CMD_TYPE_UNKNOWN
RECV_PKT_ERRORS	SEND_BAD_RDMAWIN	DATA_SEND_RNDV	UREQ_TYPE_UNKNOWN
PKT_MISROUTED	CONNECT_TIMEOUT	DATA_SEND_PULL	INTERRUPTS_OVERRUN
DATA_SRC_UNKNOWN	CONNECT_SRC_UNKNOWN	DATA_RECV_NULL	WAITING_FOR_INTERRUPT_DMA
DATA_BAD_ENDPT	QUERY_BAD_MAGIC	DATA_RECV_SMALL_INLINE	WAITING_FOR_INTERRUPT_ACK
DATA_ENDPT_CLOSED	QUERY_TIMED_OUT	DATA_RECV_SMALL_COPY	WAITING_FOR_INTERRUPT_TIM
DATA_BAD_SESSION	QUERY_SRC_UNKNOWN	DATA_RECV_MEDIUM	ER
PUSH_BAD_WINDOW	RAW_SENDS	DATA_RECV_RNDV	SLABS_RECYCLING
PUSH_DUPLICATE	RAW_RECEIVES	DATA_RECV_PULL	SLABS_PRESSURE
PUSH_OBSOLETE	RAW_OVERSIZED_PACKETS	ETHER_SEND_UNICAST_CNT	SLABS_STARVATION
PUSH_RACE_DRIVER	RAW_RECV_OVERRUN	ETHER_SEND_MULTICAST_C	OUT_OF_RDMA_HANDLES
PUSH_BAD_SEND_HANDLE	RAW_DISABLED	NT	EVENTQ_FULL
_MAGIC	CONNECT_SEND	ETHER_RECV_SMALL_CNT	BUFFER_DROP
PUSH_BAD_SRC_MAGIC	CONNECT DECV	ETHER_RECV_BIG_CNT	MEMORY_DROP
PULL_OBSOLETE	ACK_SEND	ETHER_OVERRUN	HARDWARE_FLOW_CONTROL
PULL_NOTIFY_OBSOLITE	ACK_RECV	ETHER_OVERSIZED	SIMULATED_PACKETS_LOST
PULL_RACE_DRIVER	POSIL_GEND	DATA_RECV_NO_CREDITS	LOGGING_FRAMES_DUMPED
ACK_BAD_TYPE	PUSH_RECV	PACKETS_RESENT	WAKE_INTERRUPTS
ACK_BAD_MAGIC	QUERY_SEND	PACKETS_DROPPED	AVERTED_WAKEUP_RACE
ACK_RESEND_RACE	QUERY_RECV	MAPPER_ROUTES_UPDATE	DMA_METADATA_RACE
LATE_ACK			





- The HPCC HPL benchmark with 3 performance metrics:
 - FLOPS; Temperature; Network Sends/Receives

⁻ Temperature is from an on-chip thermal diode








- The HPCC HPL benchmark with 3 performance metrics:
 - FLOPS; Temperature; Network Sends/Receives

- Temperature is from an on-chip thermal diode






Eclipse PTP IDE

	C/C++ - system.h - Eclipse SDK	
e <u>E</u> dit Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>P</u> roject <u>B</u>		
	 \$× Q × 9₁ × 9₄ × ഈ - ∞ ∭ × ∭ × ₩ + ↓ ↓ ↓ ↓ → .	😭 📴 C/C++
	i angle.cpp	
lammps-10Nov05withTAU ▲	/* LAMMPS - Large-scale Atomic/Molecular Massively Parallel Simulator	
▷ 🗁.settings	www.cs.sandia.gov/~sjplimp/lammps.html	# SYSTEM_H
▷ 🗁 CLASS2	Steve Plimpton, sjplimp@sandia.gov, Sandia National Laboratories	🛀 mpi.h
Debug	Copyright (2003) Sandia Corporation. Under the terms of Contract	stdio.h
D 🗁 GRANULAR	DE-ACO4-94AL85000 with Sandia Corporation, the U.S. Government retains	stdlib.h
▷ 🗁KSPACE	certain rights in this software. This software is distributed under	Universe
▷ 🗁 MAKE	the CNU General Public License.	Error
▷ ➢ MOLECULE	See the README file in the top-level LAMMPS directory.	Memory
MULTIGET_TIME_OF_DAY	*/	 Atom
MULTIPAPI_L1_DCM	/*	 Update
MULTI_PAPI_L2_DCM	parent class for all of LAMMPS	Neighbor
▷ 🗁 Obj_altix	all other classes inherit from this	 Comm
STUBS	contains static ptrs to single instance of other classes contains MPI communicator and file handles for my world of procs	Domain
📄 .cdtbuild	*/	Force
📄 .cdtproject		Modify
📄 .project	#ifndef SYSTEM_H #define SYSTEM_H	Group
🖻 angle_charmm.cpp	Weile SISTER_H	 Output
🖻 angle_charmm.h	<pre>#include "mpi.h"</pre>	 Timer
angle_cosine.cpp	<pre>#include "stdio.h" #include "stdlib.h"</pre>	▶ © System
🖻 angle_cosine.h		
🖻 angle_harmonic.cpp	class Universe;	
🖻 angle_harmonic.h	class Error; class Memory;	
🖻 angle.cpp	class Atom;	
🖻 angle.h	class Update;	
stom_angle.cpp	class Neighbor; class Comm:	
atom_angle.h	class Domain;	
atom_atomic.cpp	class Force;	
atom_atomic.h	class Modify; class Group;	
atom_bond.cpp	class Output:	
atom_bond.h	class Timer;	
atom_charge.cpp	class System {	
atom_charge.h	public:	
atom_eam.cpp	<pre>static Universe *universe; // universe of processors</pre>	
i atom_eam.h	<pre>static Error *error; // error handling static Memory *memory; // memory allocation functions</pre>	
atom_full.cpp	searce memory memory, // memory arrocation functions	
atom_full.h	<pre>static Atom *atom; // atom-based quantities</pre>	
atom_hybrid.cpp	<pre>static Update *update; // integrators/minimizers static Neighbor *neighbor; // neighbor lists</pre>	
atom_hybrid.h	static weighbor 'neighbor', // neighbor lists	v
atom_molecular.cpp		
atom_molecular.h	Problems 2 Console Properties	
atom.cpp	0 errors, 0 warnings, 0 infos	
i atom.h	Description A Resource Path Location	
le bond_fene_expand.cpp le bond_fene_expand.h		











TAU and PAPI Plugins for Eclipse PTP

reate, manage, and run c	onfigurations	Profile	×	Counter	Definition
eate, manage, and run configurations eate a configuration to launch a program to be instrumented and profiled by TAU.				PAPI_L1_DCM	Level 1 data cache misses
cate a configuration to fau	nen a piogram to be	= instrumented and promed by TAO.	PAPI_L1_ICM	Level 1 instruction cache misses	
° 🗈 🗙 🖻 券▾				PAPI_L2_DCM	Level 2 data cache misses
	<u>N</u> ame: lammps-1	L0Nov05withTAU		PAPI_L2_ICM	Level 2 instruction cache misses
vpe filter text	🖹 Main 🛛 Arg	uments 📧 Environment 🗮 Parallel 📧 Analysis 🚬 🔭		PAPI_L1_TCM	Level 1 cache misses
C/C++ Local Applic	0	PAPI Counters		PAPI_L2_TCM	Level 2 cache misses
Barallel Application	MPI	PAPI Counters	4	PAPI_FPU_IDL	Cycles floating point units are idle
I }lammps-10Nov0	Callpath Pro	Select the PAPI counters to use with TAU		PAPI_TLB_DM	Data translation lookaside buffer misses
	Phase Base	PAPI_L1_DCM		PAPI_TLB_IM	Instruction translation lookaside buffer misses
		PAPI_L1_ICM		PAPI_TLB_TL	Total translation lookaside buffer misses
	Memory Pro	✓ PAPI_L2_DCM		PAPI_L1_LDM	Level 1 load misses
	OPARI			PAPI_L1_STM	Level 1 store misses
	□ OpenMP			PAPI_L2_LDM	Level 2 load misses
	Epilog	PAPI_L2_TCM		PAPI_L2_STM	Level 2 store misses
	PAPI		nters	PAPI_STL_ICY	Cycles with no instruction issue
	Perflib			PAPI_HW_INT	Hardware interrupts
				PAPI_BR_TKN	Conditional branch instructions taken
	□ Trace	PAPI_TLB_TL		PAPI_BR_MSP	Conditional branch instructions mispredicted
	Select Makefile	PAPI_L1_LDM		PAPI_TOT_INS	Instructions completed
		PAPI L1 STM		PAPI_FP_INS	Floating point instructions
	Selective Instru			PAPI_BR_INS	Branch instructions
	None	Select All Deselect All Counter Descriptions		PAPI_VEC_INS	Vector/SIMD instructions
	○ Internal			PAPI_RES_STL	Cycles stalled on any resource
	🔿 User Define	OK Cancel		PAPI_TOT_CYC	Total cycles
		on curce	se	PAPI_L1_DCH	Level 1 data cache hits
	<u> </u>			PAPI_L2_DCH	Level 2 data cache hits
111		Appl <u>y</u> Re	e <u>v</u> ert	PAPI_L1_DCA	Level 1 data cache accesses
				PAPI_L2_DCA	Level 2 data cache accesses
		Profile C	lose	PAPI_L2_DCR	Level 2 data cache reads
				PAPI_L2_DCW	Level 2 data cache writes



- Provide feedback to compilers or search engines
- Run-time monitoring for dynamic tuning or selection
- Minimally intrusive collection of algorithm/application statistics
- How little data do we need?
 - How can we find the needle in the haystack?
- Other suggestions?





- PAPI has a long track record of successful adoption and use.
- New architectures pose a challenge for off-processor hardware monitoring as well as interpretation of counter values.
- Integration of perfmon2 into the Linux kernel will broaden the base of PAPI users still further.

Hardware Performance Monitoring with PAPI

Dan Terpstra terpstra@cs.utk.edu

CScADS Autotuning Workshop July 2007