

Achieving accurate & context-sensitive timing for code optimization or How do we measure success for tuning & performance?

R. Clint Whaley whaley@cs.utsa.edu www.cs.utsa.edu/~whaley

Anthony M. Castaldo castaldo@cs.utsa.edu

R. Clint Whaley (UTSA-CS)

July 9, 2008 1 / 18



- I. Motivation
- II. Introduction: Naïve kernel and timer implementations
- III. Flushing caches when calling kernel once per sample
- IV. Flushing caches when calling kernel multiple times per sample
- V. Timer refinements/misc timing techniques
- VI. Further Information
- VII. Response to mandatory questions/red meat to dogs

Ution I(a). Problem Motivation Why do context-sensitive timings matter?


Problem Definition

- Literature contains much discussion of optimizations, little discussion on how to measure transformation results
- Performance of optimization usually measured by home-grown timer
- If timer does not replicate the calling *context* found in target application(s), timer results are often misleading
 - Most important context is probably cache state

Does Lack of Context Sensitivity Matter?

- Changes magnitude of speedup enormously (next slide)
- Changes best parameters for most optimizations
- Changes viability of many optimizations altogether

I(b). Impact of Timer Method. on Speedup Performance of DDOT using flushed & non-flushed timers



R. Clint Whaley (UTSA-CS)

July 9, 2008 4 / 18

UTSA I(c). Timing Methodology and Autotuning Does changing timers change best optimizations?

Demonstrated strong effect of in- vs. out-of-cache timing on all considered optimizations in:


• R. Clint Whaley and David B. Whalley, "Tuning High Performance Kernels through Empirical Compilation", In *The* 2005 International Conference on Parallel Processing, June 2005.

Less formally, consider:

- Optimizations like: load/use pipelining, data prefetch, tiling
 - $\Rightarrow\,$ All may show no benefit, slowdown, get wrong param value when timed in-cache, but used out-of-cache
 - $\rightarrow~$ All may be critical for out-of-cache performance
- Does this actually occur (yes, next slide)?

イロト イポト イヨト イヨト

I(d). Wrong Timer's Impact on Autotuning ATLAS DGEMM performance when installed with/without flushing



II. Naïve Kernel and Timer

DDOT kernel

```
double dotprod(
   const int N,
   const double *X.
   const double *Y)
   int i;
   double dot=0.0;
   for (i=0; i<N; i++)</pre>
      dot += X[i] * Y[i];
   return(dot);
}
```

```
Naïve timer
   for (i=0; i < N; i++)
   {
           // Init operands
      X[i] = rand();
      Y[i] = rand();
  }
11
// Perform timing
11
   t0 = my_time();
   dot = dotprod(N, X, Y);
   t1 = my_time();
```

• Init preloads operands to any cache large enough to hold them

イロト 不得 トイヨト イヨト 二日

Cache flushing when kernel is called only once per sample

LRU-based cache flush

```
dsz = sizeof(double)
cs = cacheKB*1024/dsz:
flush = calloc(cs,dsz);
for (i=0; i < N; i++) {</pre>
   X[i] = rand(); // Init
   Y[i] = rand():
}
for (i=0; i < cs; i++)</pre>
   tmp += flush[i]; //flsh
assert(tmp < 10.0);
t0 = my_time();
dot = dotprod(N, X, Y);
t1 = my_time();
```

OneCallFlushLRU Notes

- $\Rightarrow \mbox{ Access unrelated area } \geq \\ \mbox{ cache size to force flush } \end{cases}$
 - Relies on LRU for flush
 - Vary flush level wt cacheKB
 - Allow specific ops in-cache by initing after flush

イロト イポト イヨト イヨト

 Paper has x86-specific method using explicit cache-flush instructions IV(a). Cache Flushing for Multiple Calls Timing when each measurement contains multiple kernel invokations

When kernel call below repeatable clock resolution, can time loop that invokes kernel *nrep* times to get timing interval above resolution:

- Cannot start & stop timers inside loop
 - $\rightarrow\,$ each interval below resolution, so timing mostly error

 $\rightarrow~$ adding them up gives erroneous time

- \Rightarrow Must start timer before *nrep* loop, stop after:
 - If you call with same operands, will be in-cache
 - If you use prior technique, last $\mathit{nrep}-1$ calls in-cache
 - If you put flush inside loop, flush time added to kernel time
 - $\rightarrow\,$ Cannot time flush only loop and subtract, since flush time may vary strongly depending on external access
- ⇒ Must lay out operands in mem, and move so that each kernel invocation uses out-of-cache data (next slide)


イロト 不得下 イヨト イヨト

IV(b). What not to do

Timing when each measurement contains multiple kernel invocations

```
bad idea1 - no resolution
   dsz = sizeof(double)
   flush = calloc(cs,dsz);
   for (j=0; j < nrep; j++)</pre>
   ſ
      for (i=0; i < cs; i++)</pre>
         tmp += flush[i];
      assert(tmp < 10.0);
      t0 = my_time();
      dot = dotprod(N, X, Y);
      t1 += my_time() - t0;
   }
```

```
bad idea2 - flush prob
   t0 = my_time();
   for (j=0; j < nrep; j++) {</pre>
      for (i=0; i < cs; i++)</pre>
         tmp += flush[i];
      assert(tmp < 10.0);
      dot = dotprod(N, X, Y);
   }
   t1 = my_time() - t0;
   t0 = my_time();
   for (j=0; j < nrep; j++) {</pre>
      for (i=0; i < cs; i++)
         tmp += flush[i];
   t1 -= my_time() - t0;
```



Multiple call dot product timer

cs = cacheKB*(1024/sizeof(double)); setsz = N + N; // 2 N-length ops in wrk set nset = (cs + setsz-1)/setsz; if (nset < 1) nset=1; Nt = nset * setsz; X = vp = malloc(sizeof(double)*Nt); X += Nt - setsz; Y = X + N;for (x=vp,i=Nt-1; i >= 0; i--) x[i] = my_drand(); x=X; y=Y; k=0; alpha = 1.0; $t0 = my_time();$ for (i=0; i < nrep; i++) {</pre> dot += alpha*dotprod(N, X, Y) if $(++k != nset) \{x -= setsz; y -= setsz; \}$ else {x=X;y=Y;k=0;alpha = -alpha;} } time = (my_time()-t0)/((double)nrep);

V. Timer Refinements

List of additional timing techniques/tips covered in paper

Paper provides techniques for avoiding:

- Floating point over/under-flow,
- Lazy page zeroing,
- Virtual memory instruction load,
- Incorrect timings due to CPU throttling.

Paper discusses methods for:

- Choosing best system timer
- Getting more repeatable results using both CPU and WALL timers,
- Varying type and thoroughness of flush,
- Enforcing memory (mis)alignment,
- Adapting cache flushing for parallel timings.



- Presenter homepage: www.cs.utsa.edu/~whaley/
- **Timing paper**: Clint Whaley and Anthony M. Castaldo, "Achieving accurate and context-sensitive timing for code optimization", accepted for publication in *Software: Practice & Experience*

 \rightarrow www.cs.utsa.edu/~whaley/papers/timing_SPE08.pdf

- ATLAS homepage: math-atlas.sourceforge.net
- **iFKO paper**: R. Clint Whaley and David B. Whalley, "Tuning High Performance Kernels through Empirical Compilation", In *The 2005 International Conference on Parallel Processing*, June 2005.

 \rightarrow www.cs.utsa.edu/~whaley/papers/icpp05_8.ps

イロト イポト イヨト イヨト 二日

Picking losing fights Self-tuned libraries will always outperform compiler-generated code

\Rightarrow In theory, no, in practice, yes.

 $\rightarrow\,$ Probably will compete on selected benchmarks, but be crushed for actual use.

(日) (周) (三) (三)

Picking losing fights Self-tuned libraries will always outperform compiler-generated code

\Rightarrow In theory, no, in practice, yes.

 $\rightarrow\,$ Probably will compete on selected benchmarks, but be crushed for actual use.

Why: Three anti-HPC Compiler Traditions

- My assumptions trump your experimental results
 - Libraries eventually have users wt. applications
 - $\rightarrow~$ keeps them honest to some degree
- ② All problems solved 20 years ago \rightarrow nothing works today
 - HPC weak, but does reward raw performance improvement
 - We haven't solved this prob in serial:
 - \Rightarrow Let's solve it on heterogeneous massively parallel machine!
- 10,000 front-ends, 0 HPC backends
 - CISC compaction, front-end (arch) optimization, inst alignment, inst selection & sched