



### GPU

Ben de Waal Summer 2008

# Agenda




# Quick Roadmap

### A few observations

And a few positions





# **GPUs are Great at Graphics**






## **GPUs are Great at Other Things!**



### An expanding trend over the last few years

### Successful applications in many areas


- Computational geometry, biology, chemistry, physics, finance...
- Computer vision
- Database management
- Signal processing
- **Physics simulation**



## C for the GPU










**New Applications** 



# GeForce GTX 280 Parallel Computing Architecture






# CUDA Terminology: Grids, Blocks, and Threads




- Programmer partitions problem into a sequence of kernels.
  - A kernel executes as a grid of thread blocks
  - A thread block is an array of threads that can cooperate
- Threads within the same block synchronize and share data in Shared Memory
  - Execute thread blocks on multithreaded multiprocessor SM cores



# **CUDA Programming Model: Thread Memory Spaces**





### **Trends and Observations**



Cores generally doubles per family Low end has substantially less cores than high end Ranges from 8 to 100s

Memory hierarchy will likely remain

Evolving

- **Processor expressiveness**
- Easy of programming
- Reducing performance cliffs

Hierarchical scheduling & partitioning

Nested parallelism

#### Heterogeneous computing

- **Algorithms vary**
- Run them on the most suitable processor

### Autotuning – Super Languages



One Possible extreme outcome:

People program in an expressive enough language that maps fairly cleanly onto the installed base of processors

**Programmer driven** 

Just very simple machine translation needed

As an example, CUDA's programming paradigm also scales with CPU cores

Data parallel

Memory hierarchy is explicit

i.e. It reflects an architectural superset of several different designs

### **Heterogeneous Tuning Space**



### Cache hit architectures

- Like traditional CPUs
- Thread driven execution
- NUMA / Cost of global coherence
- Cache cliffs (hits, misses, aliasing, etc.)
- Scalar / Vector (SIMD)

#### **Cache miss architectures**

- Like many GPUs
- Data driven execution
- Wide range of cores
- NUMA / sometimes no global coherence
- Memory technology exposure (banks, etc.)
  - Vector / Scalar

## Autotuning – Really Smart Code





### Another extreme outcome:

#### Genetic programming style autotuners

- Evolves optimal code for any (local) architecture
- Potential to find a diamond in the state of Texas
- Somehow still generalize
- Good news: It's parallelizable!

#### **Detour: Circuit Synthesis**

- Similar Problem
- Remarkable success
- **Remarkable exploitation**

Genetic Programming III, Koza, John R, et al, 1999 Chapter 25

## Autotuning



Both extremes seem to be too good to be true

We'll probably end up in the middle

Programmer will do some of the parameterization

- Identify blocks
- Memory tradeoffs
- Serial code

Autotuners explores smaller space

### **Composition is key**



Tuners likely need access to complete code base

Need powerful/expressive enough IL that isnt source Allow investment

Client side must be smart upfront, or binary ships its own brains

Smart client

can have IL logic for local system, supplied perhaps by IHVs


Smart binary

more flexible but may not understand the target

Seems desirable for IL to include high level expression

# **Compiling CUDA**






### **Virtual to Target ISA Translation**



ld.global.v4.f32 {\$f1,\$f3,\$f5,\$f7},[\$r9+0]; mad.f32 \$f1,\$f5,\$f3,\$f1;



#### Parallel Thread eXecution (PTX)

- Virtual Machine and ISA
- Distribution format for applications
- Install-time translation
- "fat binary" caches target-specific versions

Target-specific translation optimizes for:

- ISA diffences
- Resource allocation
- Performance

### **Interesting Architectures**



- **Do more on GPUs** 
  - Millions out there



- Compact, well suited for server farms
- Plenty of tuning parameters
- A very hard problem
- Represents many issues many-core CPUs are going to
- Its like the future Today


## **Interesting Architectures**



Heterogeneous Tuning

Figuring out how to divide work appropriately among asymmetrical cores

E.g. partitioning a problem to map serial code onto an aggressive out-of-order mono-core CPU plus parallel parts of problem onto a plenty core GPU.



# **Questions?**



Ben de Waal ben@nvidia.com