MIAMI: Machine Independent Application Models for performance Insight

Computing Recipes for Performance Tuning

Gabriel Marin





Background

- There is a need for deeper performance analysis
 - Gaining insight into performance bottlenecks
- MIAMI: performance modeling based on static and dynamic analysis of optimized x86-64 binaries
 - Language independence, code coverage, capture optimization effects
- Application centric, single node performance models
 - Identify performance limiters at loop level
 - Insufficient ILP, uneven resource utilization, contention on machine resources, memory latency or bandwidth
 - Insight into what code transformations are needed
 - Estimate potential for performance improvement
 - Understand when not to fix an apparent problem





MIAMI Diagram



Dynamic Analysis

- Light weight tool on top of PIN
 - Discover CFGs incrementally at run-time
 - Selectively insert counters on edges
 - Understand routine entry points, function calls that do not return or return multiple times
 - Save CFGs and selected edge counts
 - 2x 3x slowdown with PIN
- There are other alternatives
 - Sampling on the branch target buffer
 - Trade overhead for complexity and accuracy
 - Somewhat independent of the rest of the analysis, can be a replacement



- Input:
 - CFGs with partial edge counts
- Methodology:
 - Recover execution counts for all blocks and edges
 - Understand routine entry points, function calls that do not return or return multiple times
 - Compute loop nesting structures
 - Infer executed paths and their execution frequencies
 - Compute instruction schedule for executed paths



• Rebuild CFGs and recover execution counts for all blocks and edges



6 Managed by UT-Battelle for the U.S. Department of Energy

- Rebuild CFGs and recover execution counts for all blocks and edges
- Compute loop nesting structures



- Rebuild CFGs and recover execution counts for all blocks and edges
- Compute loop nesting structures
- Infer executed paths and their execution frequencies
 - at loop level from the inside out
 - each block is considered at most at one loop level



Instruction Scheduling

- Compute instruction schedule one path at a time

 Emulates ideal branch predictor
- Decode native instructions into generic instructions

 Generic instructions resemble RISC instructions or x86 micro-ops
- Build dependence graph for path
- Machine description language → architecture model
 - Tailor dependence graph for machine
 - Instantiate scheduler with architecture description
- Compute modulo instruction scheduling
 - Emulates out-of-order execution



Instruction Decoding

- Built on top of XED
- Map instructions onto a 5-D space
 - Instruction type (~ 45 bins)
 - Exec unit style: vector, scalar
 - Operands type: fp, int
 - Bit width: 16, 32, 64, 80, ...
 - Vector width: 64, 128, 256, ...
- Together with the CFG defines the MIAMI IR of the application



Instruction Decoding

- Only Load, Store and Loadstore micro-ops operate on memory
- For an x86 instruction, each memory operand results into a new Load or Store micro-op, in addition to the micro-op for the main operation
 - Exception: moves that simply copy a value to or from memory
 - they are decoded to a single Store or Load
- Stack push/pop (implicit) operations result in multiple micro-ops (stack pointer increment + mem uop)
- REP instructions have a branch uop appended
- Care must be taken into assigning original x86 operands to the new micro-ops

- Instruction dependencies and dataflow analysis are computed on IR



Instruction Decoding

• One x86 (CISC) instruction can translate to a sequence of generic instructions

iclass LEAVE category MISC ISA-extension BASE ISA-set I186 instruction-length 1 operand-width 64 effective-operand-width 64 effective-address-width 64

Operands

TYPE	DETAILS	VIS RW	OC2 BITS	BYTES I	NEL	EM
==== :	======	=== ==	=== ====	= =====	===	===
MEMo	(see below) S	SUPPRESSEI	DR V	64 8	1	
BASEO	BASE0=RBF	P SUPPRESS	EDR	ASZ 64	8	1
REG1	REG1=RBP	SUPPRESSE	D RW	V 64	8	1
REG2	REG2=RSP	SUPPRESSE	D RW	V 64	8	1
	TYPE ==== MEMO BASEO REG1 REG2	TYPEDETAILS==========MEMO(see below) SBASEOBASEO=RBHREG1REG1=RBP SREG2REG2=RSP	TYPEDETAILSVIS RW===========MEMo(see below) SUPPRESSEIBASEoBASEo=RBP SUPPRESSEIREG1REG1=RBP SUPPRESSEIREG2REG2=RSP SUPPRESSEI	TYPEDETAILSVIS RWOC2 BITS======================MEMO(see below) SUPPRESSED RWBASE0BASE0=RBP SUPPRESSED RWREG1REG1=RBP SUPPRESSED RWREG2REG2REG2=RSP SUPPRESSED RW	TYPEDETAILSVIS RWOC2 BITS BYTES N=====================================	TYPEDETAILSVIS RWOC2 BITS BYTES NELL=================MEMO(see below) SUPPRESSED RV 64 8 1BASE0BASE0=RBP SUPPRESSED RASZ 64 8REG1REG1=RBP SUPPRESSED RWV 64 8REG2REG2=RSP SUPPRESSED RWV 64 8

Move Width: 64 Veclen: 1 ExUnit: SCALAR ExType: int Primary: yes SrcOps: 1 (REGISTER/2) DstOps: 1 (REGISTER/3) ImmValues: 0 1) IB: Load Width: 64 Veclen: 1 ExUnit: SCALAR ExType: int Primary: no SrcOps: 1 (MEMORY/0) DstOps: 1 (REGISTER/2) ImmValues: 0 2) IB: Add Width: 64 Veclen: 1 ExUnit: SCALAR ExType: int Primary: no SrcOps: 2 (REGISTER/3) (IMMED/0) (REGISTER/3) RIDGE12 DstOps: 1 ImmValues: 1 (s/8/8)

Matrix Multiply Example

```
register int i, j, k, r;
for (r=0 ; r<reps ; ++r) {
  for (i = 0; i < n; i++) {
    for (j = 0; j < n; j++) {
      for (k = 0; k < n; k++) {
           c[i][j] += a[i][k]*b[k][j];
        }
      }
    }
}
```

```
Assembly code for inner most loop:compiler unrolled the loop 16 times
```

13 Managed by UT-Battelle for the U.S. Department of Energy

movaps	<pre>xmm1,XMMWORD PTR [rcx+r9*8+0x609120]</pre>
movaps	<pre>xmm2,XMMWORD PTR [rcx+r9*8+0x609130]</pre>
movaps	<pre>xmm3,XMMWORD PTR [rcx+r9*8+0x609140]</pre>
movaps	<pre>xmm4,XMMWORD PTR [rcx+r9*8+0x609150]</pre>
movaps	<pre>xmm5,XMMWORD PTR [rcx+r9*8+0x609160]</pre>
movaps	<pre>xmm6,XMMWORD PTR [rcx+r9*8+0x609170]</pre>
movaps	<pre>xmm7,XMMWORD PTR [rcx+r9*8+0x609180]</pre>
movaps	<pre>xmm8,XMMWORD PTR [rcx+r9*8+0x609190]</pre>
mulpd	xmm1,xmm0
mulpd	xmm2,xmm0
mulpd	xmm3,xmm0
mulpd	xmm4,xmm0
mulpd	xmm5,xmm0
mulpd	xmm6,xmm0
mulpd	xmm7,xmm0
mulpd	xmm8,xmm0
addpd	<pre>xmm1,XMMWORD PTR [rsi+r9*8+0x60d920]</pre>
addpd	<pre>xmm2,XMMWORD PTR [rsi+r9*8+0x60d930]</pre>
addpd	<pre>xmm3,XMMWORD PTR [rsi+r9*8+0x60d940]</pre>
addpd	<pre>xmm4,XMMWORD PTR [rsi+r9*8+0x60d950]</pre>
addpd	<pre>xmm5,XMMWORD PTR [rsi+r9*8+0x60d960]</pre>
addpd	<pre>xmm6,XMMWORD PTR [rsi+r9*8+0x60d970]</pre>
addpd	<pre>xmm7,XMMWORD PTR [rsi+r9*8+0x60d980]</pre>
addpd	<pre>xmm8,XMMWORD PTR [rsi+r9*8+0x60d990]</pre>
movaps	XMMWORD PTR [rsi+r9*8+0x60d920],xmm1
movaps	XMMWORD PTR [rsi+r9*8+0x60d930],xmm2
movaps	XMMWORD PTR [rsi+r9*8+0x60d940],xmm3
movaps	XMMWORD PTR [rsi+r9*8+0x60d950],xmm4
movaps	XMMWORD PTR [rsi+r9*8+0x60d960],xmm5
movaps	XMMWORD PTR [rsi+r9*8+0x60d970],xmm6
movaps	XMMWORD PTR [rsi+r9*8+0x60d980],xmm7
movaps	XMMWORD PTR [rsi+r9*8+0x60d990],xmm8
add	r9,0x10
cmp	r9,0x30
jb	0x400aa0 <main+528></main+528>

Dependency Graph

• For the innermost loop



Machine Description Language

- Construct a model of the target architecture
 - Enumerate machine resources
 - Describe instruction execution templates & resource usage
 - Scheduling constraints between resources
 - Idiom replacement
 - Account for differences in ISAs, micro-architecture features
 - Memory hierarchy characteristics
 - Various machine features



AMD 10h Architecture





AMD 10h Architecture

```
/* f2iConvert32 */
Instruction Convert{32}:int template = U FpAdd+U FpStore+U ALU, NOTHING*7;
Instruction Convert{32}:int,vec{128} template = U FpStore, NOTHING*3;
/* f2iConvert64 */
Instruction Convert{64}:int template = U FpAdd+U FpStore+U ALU, NOTHING*7;
/* i2fConvert32 */
Instruction Convert{32}:fp template = U FpAdd+U FpStore, NOTHING*8
                                      U FpMul+U FpStore, NOTHING*8;
Instruction Convert{32}:fp,vec{128} template = U FpStore, NOTHING*3;
/* i2fConvert64 */
Instruction Convert{64}:fp template = U FpAdd+U FpStore, NOTHING*8
                                      U FpMul+U FpStore, NOTHING*8;
Instruction Convert{64}:fp,vec{128} template = U FpStore, NOTHING*3;
/* i2fConvert80 - old x87 instruction, only scalar */
Instruction Convert{80}:fp template = U FpStore, NOTHING*3;
/* Prefetch does not create a dependence, so latency is irrelevant. Just takes
issue bandwidth to execute it. */
Instruction Prefetch template = U AGU + U LS;
Instruction Prefetch:vec{512} template = U AGU + U LS;
```

17 Managed by UT-Battelle for the U.S. Department of Energy

AMD 10h Architecture

"The L1 data cache can support two 128-bit loads or two 64-bit store writes per cycle or a mix of those. The LSU consists of two queues—LS1 and LS2. LS1 can issue two L1 cache operations (loads or store tag checks) per cycle. It can issue load operations out-of-order, subject to certain dependency restrictions. LS2 effectively holds requests that missed in the L1 cache after they probe out of LS1. Store writes are done exclusively from LS2. 128-bit stores are specially handled in that they take two LS2 entries, and the store writes are performed as two 64-bit writes."

```
/* AMD 10h has only 64 bit stores. 128bit stores are split into
 * two 64bit stores. */
Replace Store:int,vec{128} $rX -> [$rA] with
    Store:int,vec{64} $rX -> [$rA] +
    Store:int,vec{64} $rX -> [$rA] {"Store 64b int"};
Replace Store:fp,vec{128} $rX -> [$rA] with
    Store:fp,vec{64} $rX -> [$rA] +
    Store:fp,vec{64} $rX -> [$rA] +
    Store:fp,vec{64} $rX -> [$rA] {"Store 64b fp"};
```

Dependency Graph

• Tailored for the AMD 10h architecture



G119

19 Managed by UT-Battelle for the U.S. Department of Energy

Instruction Scheduler Metrics

Solicution p	I Culture					(
Scopes 🛕 🔒 🖡	ExecTime 🔻	InfCpuRes	NoDepend	MaxGainExtraRes	MaxGainExtralP	CPUBottleNeck	BOT_U_LS[0]
Experiment Aggregate Metrics	1.43e09 100.0	3.46e08 100.0	1.15e09 100.0	1.08e09 100.0	2.77e08 100.0	1.11e09 100.0	1.11e09 100.0
▼ main	1.43e09 100.0	3.46e08 100.0	1.15e09 100.0	1.08e09 100.0	2.76e08 100.0	1.11e09 100.0	1.11e09 100.0
 loop at source.c: 36 	1.43e09 100.0	3.46e08 100.0	1.15e09 100.0	1.08e09 100.0	2.76e08 100.0	1.11e09 100.0	1.11e09 100.0
Ioop at source.c: 36	1.43e09 100.0	3.46e08 100.0	1.15e09 100.0	1.08e09 100.0	2.76e08 100.0	1.11e09 100.0	1.11e09 100.0
Ioop at source.c: 36	1.43e09 100.0	3.46e08 100.0	1.15e09 100.0	1.08e09 100.0	2.76e08 100.0	1.11e09 100.0	1.11e09 100.0
Ioop at source.c: 36	1.34e09 93.5%	2.53e08 73.3%	1.11e09 96.0%	1.08e09 100.0	2.30e08 83.3%	1.11e09 100.0	1.11e09 100.0
Path 1 (x): 2.304E7	2.60e01 0.0%	1.10e01 0.0%	1.60e01 0.0%	1.50e01 0.0%	1.00e01 0.0%	1.60e01 0.0%	1.60e01 0.0%
Path 2: 4.608E7	1.60e01 0.0%	0.00e00 0.0%	1.60e01 0.0%	1.60e01 0.0%	0.00e00 0.0%	1.60e01 0.0%	1.60e01 0.0%
Path 1: 2.3037696E7	4.00e00 0.0%	4.00e00 0.0%	2.00e00 0.0%	0.00e00 0.0%	2.00e00 0.0%		
Path 2 (x): 2304.0	4.00e00 0.0%	4.00e00 0.0%	2.00e00 0.0%	0.00e00 0.0%	2.00e00 0.0%		
Path 1 (x): 48.0	8.00e00 0.0%	8.00e00 0.0%	2.00e00 0.0%	0.00e00 0.0%	6.00e00 0.0%		
Path 2: 2256.0	6.00e00 0.0%	6.00e00 0.0%	2.00e00 0.0%	0.00e00 0.0%	4.00e00 0.0%		
Path 2 (x): 1.0	7.00e00 0.0%	7.00e00 0.0%	3.00e00 0.0%	0.00e00 0.0%	4.00e00 0.0%		
Path 1: 47.0	5.00e00 0.0%	5.00e00 0.0%	3.00e00 0.0%	0.00e00 0.0%	Main per	formance lir	niting
		P			factor is t	he issue bar	ndwidth

Scheduler predictions

] 🙊 🏚] 🕆 🐣 💧 fø 🕅 🕅 📰 A* 🗛

Scope	CPU_CLK_UNHALTED.[0,0] (I) v	DATA_CACHE_MISSES.[0,0] (I)	RETIRED_INSTRUCTIONS.[0,0] (I)	RETIRED_UOPS.[0,0] (I)
Experiment Aggregate Metrics	1.51e+09 100 %	2.30e+04 100 %	2.50e+09 100 %	3.06e+09 100 %
▼main	1.51e+09 100 %	2.30e+04 100 %	2.50e+09 100 %	3.06e+09 100 %
▼loop at source.c: 36	1.51e+09 100 %	2.30e+04 100 %	2.50e+09 100 %	3.06e+09 100 %
Ioop at source.c: 36	1.51e+09 100 %	2.30e+04 100 %	2.50e+09 100 %	3.06e+09 100 %
▼loop at source.c: 36	1.51e+09 100 %	2.30e+04 100 %	2.50e+09 100 %	3.06e+09 100 %
Ioop at source.c: 36	1.46e+09 96.7%	2.30e+04 100 %	2.43e+09 97.2%	2.97e+09 97.0%
source.c: 36	1.46e+09 96.7%	2.30e+04 100 %	2.43e+09 97.2%	2.97e+09 97.0%
source.c: 36	4.97e+07 3.3%		7.08e+07 2.8%	9.31e+07 3.0%

HPCToolkit measurements

20 Managed by UT-Battelle for the U.S. Department of Energy ~ CAK ~ RIDG20

on the Load/Store units

48*48*8*3 = 55KB

Matrix Multiply Dependence Graph



- 128-bit Mult * 8, 128-bit Add * 8
 - 16 cycles => 50% efficiency with no memory delays
- 128-bit Load * 16, 64-bit Store * 16

²¹ Managed by **Issue bandwidth limited**, needs blocking for register reuse²¹

Performance loss due to insufficient ILP

MaxGainExtraIP – improvement potential from increased ILP

00	pflotran-orig-st (TREE)					
reaction.F90						
2719						
2720 ! add contribution to derivatives of t	add contribution to derivatives of total with respect to free					
2721 ! bear in mind that the water density	portion is scaled below	Toutine riotal accounts for 30%				
2722 do j = 1, ncomp		of improvement potential;				
2723 jcomp = reaction%eqcplxspecid(j,id	cplx)	loop computing dtatal accounts				
2724 tempreal = reaction%eqcplxstoich(j,icplx)*exp(lnQK-ln_conc(jcomp))/ &	- loop computing <i>atotal</i> accounts				
2725 rt_auxv	/ar%sec_act_coef(icplx)	for 22% of improv. potential				
2726 do i = 1, ncomp						
2727 icomp = reaction%eqcplxspecid(i,	2727 icomp = reaction%eqcplxspecid(i,icplx)					
2728 rt_auxvar%dtotal(icomp,jcomp,iph	hase) = rt_auxvar%dtotal(icomp,jcomp,ipha	ase + &				
2729 reaction9	2729 reaction%eqcplxstoich(i.icpix)*tempreal					
2730 enddo	enddo false recurrence on dtotal					
2731 enddo	enddo laise recurrence on atotat,					
2732 enddo	- icomp/icomp indices take					
▲ ▼	distinct values but are loaded					
	t View and the values but are roaded					
	from another array					
Scopes 🙎 🔍 🕂 🖶	MaxGainExtralP 🔻 Exectime	CPU_Time				
Experiment Aggregate Metrics	5.15e10 100.0 2.63e11 100.0 9.	42e10 100.0				
reaction_module.rtotal_	1.86e10 36.1% 2.94e10 11.1% 2.	39e10 25.4%				
loop at reaction.F90: 2695-2732	1.80e10 35.0% 2.40e10 9.1% 2.	29e10 24.4%				
loop at reaction.F90: 2722-2731	1.14e10 22.1% 1.38e10 5.2% 1.	38e10 14.6%				
Ioop at reaction.F90: 2713-2718	1.82e09 3.5% 2.07e09 0.8% 2.	07e09 2.2%				
Ioop at reaction.F90: 2705-2708	5.55e08 1.1% 9.88e08 0.4% 8.	51e08 0.9%				
Path 1 (x): 733500.0	7.10e01 0.0% 1.14e02 0.0% 1.	00e02 0.0%				
Path 3: 1.6137E7	6.90e01 0.0% 1.17e02 0.0% 1.	02e02 0.0%				
Path 2: 4.76775E7	6.50e01 0.0% 1.09e02 0.0% 9.	50e01 0.0%				
		(1.0.1)G122				

22

Insight from the Scheduler

- Understand losses due to insufficient ILP
- Utilization of various machine resources
 - If vector units are available and not used
 - Failed vectorization
 - Lack of ILP or another machine specific reason
- Contention on machine resources
 - Few options from an application perspective, must change instruction mix
 - Contention on load/store unit -> improve register reuse



Understanding Memory Behavior

- Do not focus on predicting memory penalty
 - It is too hard, latency is hidden by overlap with code or with other memory accesses
- Instead, provide better insight to the user on how to improve data reuse
 - Data reuse is not a local phenomenon
- Understand not only where cache misses occur
 - Identify where data has been previously accessed
 - Identify which algorithmic loop is driving the reuse
 - Important for understanding how to shorten the reuse



Understanding data reuse patterns

- Carrier scope of a data reuse
 - algorithmic loop causing data to be reused



Loop independent temporal reuse to A(I,J). Loop J carries the reuse. Spatial reuse to array A carried by the I loop Spatial reuse to array B carried by the I loop

 – carrier scope may be also far removed from the location where data is accessed, e.g. time step loop of an iterative algorithm

the farther removed the carrier scope, the more difficult to shorten the reuse

25 Managed by UT-Battelle for the U.S. Department of Energy



Interpreting Data Reuse Information

S: source scope, \mathcal{D} : destination scope, C: carrying scope of a reuse pattern

- Reuse carried within the same iteration of the carrier scope (also same invocation of a routine body)
 - S and D must be the same scope as C (reuse between different statements), or in disjoint loop nests or routines



•If *S*, *D* and *C* are in the same routine •fuse *S* and *D*

S and/or D are in routines called from C, e.g. reuse between different sub-steps of a computation
strip-mine S and D with the same stripe; promote the loops over stripes outside of C and fuse them
the further removed the carrying scope from S and D, the harder it is to shorten the reuse



Interpreting Data Reuse Information

S: source scope, \mathcal{D} : destination scope, *C*: carrying scope of a reuse pattern

- Reuse carried across iterations of *C*
 - -S = D, or in the same loop nest



•*C* iterates over the array's inner dimension or array indexing independent of *C*

•apply loop interchange, or

- •apply dimension interchange on the array(s), or
 •apply blocking on a loop inside of *C* and move the loop over blocks outside of *C*
- *S* and \mathcal{D} in disjoint loop nests or routines
 - combination of the previous two cases; apply loop fusion + blocking/loop interchange
 - usually, it is harder to optimize
- Large number of irregular misses and S = D

²⁷ Managed by UT-Battelle apply data or computation reordering



Data Reuse Example



tor the U.S. Department of Energy

Bandwidth Constraints

- Miss counts at loop level estimated from reuse distance models
- Minimum bandwidth requirements at loop level
 - miss_count * block_size / loop_schedule_time
 - Assumes ideal prefetching and no memory latency delays
 - Ultimate "loop balance" metric
- One school of thought holds that only bandwidth matters, latency can be hidden
 - Peak machine bandwidth obtained from the machine description file
 - If required loop bandwidth > peak bandwidth
 - do not focus on ILP, vectorization, or register reuse; they increase

KI.DGI29

29 Managed by UT-Battelle bandwidth demand for the U.S. Department of Energy

Summary

Putting everything back together

- Analyze full application binaries and create optimization recipes at loop level
 - Compute instruction schedule
 - Understand performance inefficiencies due to lack of ILP, failed vectorization, resource contention
 - Perform memory reuse simulation
 - Compute "loop balance", compare with peak bdwth
 - Understand if instruction schedule inefficiencies are on the critical path
 - Analyze data reuse patterns to look for improvement opportunities, suggest code transformations

– Possibly interface with an auto-tuning tool

30 Managed by UT-Battelle for the U.S. Department of Energy

