Tuning 3D Stencil Codes

By Kaushik Datta¹, Shoaib Kamil^{1,2}, Samuel Williams^{1,2}, Leonid Oliker², John Shalf² and Katherine A. Yelick^{1,2}

¹BeBOP Project, U.C. Berkeley ²Lawrence Berkeley National Laboratory

> Presented by Kaushik Datta kdatta@cs.berkeley.edu CScADS Autotuning Workshop July 11, 2007

Outline

- Introduction to Stencil Codes
- Hardware/Software Optimizations
- Inner Loop Tuning
- Open Design Questions



What are stencil codes?

- For a given point, a *stencil* is a pre-determined set of nearest neighbors (possibly including itself)
- A stencil code updates every point in a regular grid with a weighted subset of its neighbors ("applying a stencil")





3D Stencil

Stencil Applications

- Stencils are critical to many scientific applications:
 - Diffusion, Electromagnetics, Computational Fluid Dynamics
 - Both explicit and implicit iterative methods (e.g. Multigrid)
 - Both uniform and adaptive block-structured meshes
- Many type of stencils
 - 1D, 2D, 3D meshes
 - Number of neighbors (5pt, 7-pt, 9-pt, 27-pt,...)
 - Gauss-Seidel (update in place) vs Jacobi iterations (2 meshes)



Our study focuses on 3D, 7-point, Jacobi iteration

Naïve Stencil Pseudocode (One iteration)



Stencil Codes Achieve Low % of Machine Peak



Potential Optimizations

- Performance is limited by memory bandwidth and latency
 - Re-use is limited to the number of neighbors in a stencil
 - For large meshes (e.g., 512³), cache blocking helps
 - For smaller meshes, stencil time is roughly the time to read the mesh once from main memory
 - Tradeoff of blocking: reduces cache misses (bandwidth), but increases prefetch misses (latency)
 - See previous paper for details [Kamil et al, MSP '05]
- We look at merging across iterations to improve reuse

Outline

- Introduction to Stencil Codes
- Hardware/Software Optimizations
- Inner Loop Tuning
- Open Design Questions

Optimization Strategies

- Two software techniques
 - Cache oblivious algorithm recursively subdivides
 - Cache conscious has an explicit block size
- Two hardware techniques
 - Fast memory (*cache*) is managed by hardware
 - Fast memory (*local store*) is managed by application software



If hardware forces control, software cannot be oblivious

Opt. Strategy #1: Cache Oblivious





Cache Oblivious Algorithm

- Developed by Frigo and Strumpen
- Recursive algorithm consists of *space cuts, time cuts,* and a base case
- Operates on well-defined trapezoid (x0, dx0, x1, dx1, t0, t1):



• Trapezoid for 1D problem; our experiments are for 3D (shrinking cube)



Cache Oblivious Algorithm - Base Case

• If the height=1, then we have a line of points (x0:x1, t0):



- At this point, we stop the recursion and perform the stencil on this set of points
- Order does not matter since there are no inter-dependencies

Cache Oblivious Algorithm - Space Cut

If trapezoid width >= 2*height, cut with slope=-1 through the center:



- Since no point in Tr1 depends on Tr2, execute Tr1 first and then Tr2
- In multiple dimensions, we try space cuts in each dimension before proceeding



Cache Oblivious Algorithm - Time Cut

• Otherwise, cut the trapezoid in half in the time dimension:



• Again, since no point in Tr1 depends on Tr2, execute Tr1 first and then Tr2

Poor Itanium 2 Cache Oblivious Performance



• Fewer cache misses BUT longer running time

Poor Cache Oblivious Performance



• Much slower on Opteron and Power5 too

Improving Cache Oblivious Performance

• Fewer cache misses did NOT translate to better performance:

Problem	Solution
Extra function calls	Inlined kernel
Poor prefetch behavior	No cuts in unit-stride dimension
Recursion stack overhead	Maintain explicit stack
Modulo Operator	Pre-computed lookup array
Recursion even after block fits in cache	Early cut off of recursion

Cache Oblivious Performance



• Only Opteron shows any benefit

(Explicit)

Cache

on Cell

N/A

Opt. Strategy #2: Cache Conscious





Cache Conscious Algorithm

- Like the cache oblivious algorithm, we have space cuts
- However, cache conscious is NOT recursive and *explicitly* requires cache block dimension c as a parameter



• Again, trapezoid for a 1D problem above

Cache Blocking with Time Skewing Animation



Cache Conscious - Optimal Block Size Search



4 Iter: GFlop Rate

Cache Conscious - Optimal Block Size Search



4 Iter: Memory Read Traffic (Bytes/Stencil)

Reduced memory traffic does correlate well to higher GFlop rates

Cache Conscious Performance



• Cache conscious measured with optimal block size on each platform

• Itanium 2 and Opteron both improve



Create a Performance Model!

GOAL: Find optimal cache block size without exhaustive search

- Most important factors: memory traffic and prefetching
- First count the number of cache misses
 - Inputs: cache size, cache line size, and grid size
 - Model then classifies block sizes into 5 cases
 - Misses are classified as either "fast" or "slow"
- Then predict memory performance by factoring in prefetching
 - STriad microbenchmark determines cost of "fast" and "slow" misses
 - Combine with cache miss model to compute running time
- If memory time is less than compute time, use compute time
 - Tells us we are compute-bound for that iteration

Memory Read Traffic Model



Memory Read Traffic Model



• We underpredict since we can't use entire cache

Performance Model



Performance Model





Performance Model Benefits

- Avoids exhaustive search
- Identifies performance bottlenecks
 - Allows us to tune appropriately
- Eliminates poor block sizes
 - But, does *not* choose best block size (lack of accuracy)
 - Still need to do search over *pruned* parameter space

Opt. Strategy #3: Cache Conscious on Cell



Cell Processor

- PowerPC core that controls 8 simple SIMD cores ("SPE"s)
- Memory hierarchy consists of:
 - Registers
 - Local memory
 - External DRAM
- Application *explicitly* controls memory:
 - Explicit DMA operations required to move data from DRAM to each SPE's local memory
 - Effective for predictable data access patterns
- Cell code contains more low-level intrinsics than prior code

Cell Local Store Blocking





Excellent Cell Processor Performance

- Double-Precision (DP) Performance: 7.3 GFlops/s
- DP performance still relatively weak
 - Only 1 floating point instruction every 7 cycles
 - Problem becomes computation-bound when cache-blocked
- Single-Precision (SP) Performance: 65.8 GFlops/s!
 - Problem now memory-bound even when cache-blocked
- If Cell had better DP performance or ran in SP, could take further advantage of cache blocking

Summary - Computation Rate Comparison



Summary - Algorithmic Peak Comparison



Observations

- Cache-blocking performs better when explicit
 - But need to choose right cache block size for architecture
- Software-controlled memory boosts stencil performance
 - Caters memory accesses to given algorithm
 - Works especially well due to predictable data access patterns
- Low-level code gets closer to algorithmic peak
 - Eradicates compiler code generation issues
 - Application knowledge allows for better use of functional units

Outline

- Introduction to Stencil Codes
- Hardware/Software Optimizations
- Inner Loop Tuning
- Open Design Questions



Inner Loop Optimizations

GOAL: Find best combination of inner loop optimizations

- Many possible optimizations, like:
 - Loop Unrolling: How often? Which dimension?
 - Explicit SW Prefetching: How far ahead? For reads and writes?
 - Common subexpression elimination (like NAS MG Benchmark)
 - Choosing appropriate compiler flags, pragmas, etc.
- These optimizations are usually *not* independent
 - Optimizations affect generated instructions in complex ways
 - Interactions are often difficult to model

Exploring Inner Loop Optimizations



Prefetching and Separate Reads and Writes [Opteron, 128³ Problem]

All results in GFlops/sec.



Choosing Inner Loop Optimizations

- Every optimization helped (at least a little) in this case
- This will not likely be general case
- Harder to model- likely search instead

Outline

- Introduction to Stencil Codes
- Hardware/Software Optimizations
- Inner Loop Tuning
- Open Design Questions



Open Design Questions

- How to design the user API (e.g. how to specify a stencil/weights)?
- What tuning parameters should be chosen?
- How do we traverse parameter space?
- Where do we search or use performance model?
- What code generator language should be used?
- What intermediate forms should be represented?
- What should be done offline or at runtime?
- Should C or Fortran be generated?

Fortran vs. C on Opteron





Backup Slides

Memory System Performance



- Data based on simple model that only counts compulsory misses
- BW performance is inferred from computation performance