



# **Performance Analysis and SW optimization for HPC on Intel® Core™ i7, Xeon™ 5500 and 5600 family Processors\***

Presenter: David Levinthal  
Principal Engineer

Business Group, Division: DPD, SSG

Version 1.1.2  
July 28, 2010

\* Intel, the Intel logo, Intel Core and Xeon are trademarks of Intel Corporation in the U.S. and other countries.



# Legal Disclaimer

- INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

- All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.
- Customers, licensees, and other third parties are not authorized by Intel to use Intel code names in advertising, promotion or marketing of any product or service.
- Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, visit Intel [Performance Benchmark Limitations](#)
- Copyright © 2010, Intel Corporation. All rights reserved.



# Risk Factors

The above statements and any others in this document that refer to plans and expectations for the first quarter, the year and the future are forward-looking statements that involve a number of risks and uncertainties. Many factors could affect Intel's actual results, and variances from Intel's current expectations regarding such factors could cause actual results to differ materially from those expressed in these forward-looking statements. Intel presently considers the following to be the important factors that could cause actual results to differ materially from the corporation's expectations. Current uncertainty in global economic conditions pose a risk to the overall economy as consumers and businesses may defer purchases in response to tighter credit and negative financial news, which could negatively affect product demand and other related matters. Consequently, demand could be different from Intel's expectations due to factors including changes in business and economic conditions, including conditions in the credit market that could affect consumer confidence; customer acceptance of Intel's and competitors' products; changes in customer order patterns including order cancellations; and changes in the level of inventory at customers. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the gross margin percentage are affected by the timing of new Intel product introductions and the demand for and market acceptance of Intel's products; actions taken by Intel's competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel's response to such actions; Intel's ability to respond quickly to technological developments and to incorporate new features into its products; and the availability of sufficient supply of components from suppliers to meet demand. The gross margin percentage could vary significantly from expectations based on changes in revenue levels; capacity utilization; excess or obsolete inventory; product mix and pricing; variations in inventory valuation, including variations related to the timing of qualifying products for sale; manufacturing yields; changes in unit costs; impairments of long-lived assets, including manufacturing, assembly/test and intangible assets; and the timing and execution of the manufacturing ramp and associated costs, including start-up costs. Expenses, particularly certain marketing and compensation expenses, as well as restructuring and asset impairment charges, vary depending on the level of demand for Intel's products and the level of revenue and profits. The recent financial crisis affecting the banking system and financial markets and the going concern threats to investment banks and other financial institutions have resulted in a tightening in the credit markets, a reduced level of liquidity in many financial markets, and extreme volatility in fixed income, credit and equity markets. There could be a number of follow-on effects from the credit crisis on Intel's business, including insolvency of key suppliers resulting in product delays; inability of customers to obtain credit to finance purchases of our products and/or customer insolvencies; counterparty failures negatively impacting our treasury operations; increased expense or inability to obtain short-term financing of Intel's operations from the issuance of commercial paper; and increased impairments from the inability of investee companies to obtain financing. Intel's results could be impacted by adverse economic, social, political and physical/infrastructure conditions in the countries in which Intel, its customers or its suppliers operate, including military conflict and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Intel's results could be affected by adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving intellectual property, stockholder, consumer, antitrust and other issues, such as the litigation and regulatory matters described in Intel's SEC reports.



# Performance Analysis Methodology for HPC

- **Measure application performance**
  - Time or rate of work
  - Compare to other platforms
- **Analyze the contributions to performance bottlenecks methodically**
  - Top Down

# Performance Analysis Methodology for HPC

- **Two possible objectives**
  - Influence future silicon design
    - Intel personnel do lots of this
  - **Modify build and/or source to improve performance**
    - The sole focus of this presentation
- **The central objective is to identify performance bottlenecks and estimate the potential gain for fixing them**
  - Without an accurate estimate of the gain a great deal of effort can be wasted

# Structure of this presentation

- What would the author do with:
  - A brand new machine
  - A tar ball of 100 million source lines
  - Documented, working build procedure
  - Data set and instructions to run the app
  - And one commandment:

# Make Go Fast

but get the same answer

# Presentation Agenda

- Optimization workflow overview
- Event based sampling
  - Why so complicated
  - How the nuts and bolts work
- HPC/Scientific computing overview
- Compiler problems/tuning compiler usage
- Identifying and removing stalls
- Identifying and removing resource saturation
- Identifying and removing non scaling
- PTU features and data interpretation
- Glossary in backup



# Performance Analysis Methodology

- **The steps**
  - **1. make sure the platform is correct**
    - It should be – some thought went into the specifications
    - But don't take this for granted
  - **2. Use the correct compiler (Intel® Compiler)**
    - And invoke it correctly
    - This should also have already been done...but..
  - **3. Analyze interaction of SW and micro architecture and tune code/compiler usage**
    - **Intel® VTune™ Analyzer\*** or better, **Intel® Performance Tuning Utility (PTU)**
    - Iterative process
  - **4. Parallelize the execution as appropriate**
    - Batch queue / Intel® MPI Library
    - OpenMP\*\* product, Intel® Threading Building Blocks (Intel® TBB), Intel® CILK™ Plus, explicit threading
- **Iterate on 3 and 4**



# Platform Optimization: Step 1

- **1. Make sure the platform is correct**
  - **Enough memory**
    - **Page faults (Perfmon\*, vmstat\*)**
      - rates of >100 /sec is cause for investigation
    - **Make sure DIMMs are in identical sets of 6 for DP machines**
      - 3 channel memory controller
      - Best performance with completely uniform dimms
  - **Make sure SATA Bios setting is AHCI, not IDE setting**
    - Use RAID or SSD if disk speed is critical
  - **Prefetcher BIOS Settings correct for the app: ON**
    - Intel® 11.0 compiler can generate SW prefetch
  - **NUMA BIOS setting correct: ON**
  - **Intel® Hyper-Threading Technology BIOS option set correctly for the application**
    - HT does not always help HPC
      - Probably makes little difference

**Disable C states to ensure machine stability when using event based sampling on Corei7/Xeon 5500**



# Compiler Usage Optimization: Step 2

- **2. Optimize the time consuming functions**
  - **Profile functions, and check compiler options**
  - **Intel® VTune™ Analyzer and Intel® PTU have source file granularities**
    - **Data grouped per source file to identify hot files**
  - **Do not assume this has been done**
    - **Build environments are complex**

# Micro architectural Optimization: Step 3

- **3. Identify & Optimize the time-consuming functions**
- **Use performance events methodically to identify performance limitations**
  - Intel® PTU, Intel® VTune™ Analyzer, etc.
- **Confirm that compiler really did produce good code (visual inspection of ASM)**
  - For the components of the code using the cycles
- **Go after largest, easy things first**
  - Accurate estimate of potential gain is critical!
- **Documentation for Intel® Core™ i7 processor Performance Monitoring Unit (PMU) is available**

# Parallelization for HPC : Step 4

- **4. Use as many cores and machines as possible**
  - **Parallel processing by batch queue is OK**
    - **Trivial parallelism**
    - **Hard to beat the throughput**


# Parallelization for HPC : Step 4

- **4. Use as many cores and machines as possible**
  - **Figure out clean data decomposition**
  - **Intel® MPI Library for process parallel execution**
    - **Minimal shared elements**
    - **Maximal address separation**
  - **OpenMP\*, Intel® TBB, CILK, explicit threading for shared memory**
    - **Can reduce all to all MPI API costs**

\* Other names and brands may be claimed as the property of others.



# DP Platform



# Event Based Sampling Analysis

- **Code profiling with performance events can identify where the interaction of the code and data with the microarchitecture is sub optimal**
  - **Ex: What code execution results in load driven cache misses?**
  - **Event\_count\*Penalty  $\sim$  potential gain**
    - **A well defined penalty is essential**
- **Such profiling also provides an execution weighted display of the generated instructions**
  - **Vectorized code was generated but is it being executed?**

**But There are THOUSANDS of Events,  
Which Ones Matter?**

# Which Events you need depends on what problem you wish to study and what you want to accomplish

## Example: Last Level Cache Misses

- What you mean by an LLC miss depends on the exact nature of the question you are asking
- Are you asking about Bandwidth consumption?
  - Due to reads?, RFOs?, HW Prefetch, NT stores? Total?, Code?, SW prefetch?, Cacheable Writebacks?
  - Location of the bandwidth consumption?
  - Source of the data provided?
- Or about Latency/Pipeline stalls
  - Different architectures stall on different things
    - Intel® IA-32/Intel64 Processors' memory access stalls are mostly due to **loads**

Events needed to measure bandwidth and memory stalls are **COMPLETELY** different

# Intel® Xeon™ 5500 load Penalties

	L1D_HIT	Secondary Miss	L2 Hit	LLC Hit No Snoop	LLC Hit Clean Snoop	LLC Hit Snoop =HITM	Local Dram	Remote Dram	Remote Cache local home Fwd	Remote Cache Remote Home FWD	Remote Cache Local Home HITM	Remote Cache Remote home HITM
Mem_load_retired .L1d_hit	0 (By Def)											
Mem_load_retired .Hit_LFB		0->Max Val										
Mem_load_retired .L2_hit			6									
Mem_load_retired .LLC_Unshared_hit				~35								
Mem_load_retired .other_core_l2_hit_hitm					~60	~75						
Mem_load_retired .LLC_Miss							~200	~350	~180	~180	~225 -250	~370
Mem_uncore_retired .Other_core_l2_hitm						~75						
Mem_uncore_retired .Local_Dram							~200				~225 -250	
Mem_uncore_retired .Remote_dram								~350				~370
Mem_uncore_retired. Remote_cache_local_home_hit									~180			

Depend on frequency, dimms, bios, etc




Note: All latencies and memory access penalties shown are merely illustrative. Actual latencies will depend on (among other things) processor model, core and uncore frequencies, type, number and positioning of DIMMS, platform model, bios version and settings. Consult the platform manufacturer for optimal setting for any individual system. Then measure the actual properties of that system by running well established benchmarks.

The Important Penalties Vary by a Factor of TEN




# Intel® PTU uses profiles to manage complexity



# Intel® PTU predefined collections

- **Cycles and Uops**
  - Cycle usage and uop flow through the pipeline
- **Branch Analysis**
  - Branch execution analysis for loop tripcounts and call counts
- **General Exploration**
  - Cycles, instructions, stalls, branches, basic memory access
- **Memory Access**
  - Detailed breakdown of off-core memory access (w/wo address profiling)
- **Working Set**
  - Precise loads and stores enabling address space analysis
- **FrontEnd (FE) Investigation**
  - Detailed instruction starvation analysis
- **Contested lines**
  - Precise HITM and Store events
- **Loop Analysis**
  - 32 events for HPC type codes, w/wo call sites , i.e. including LBR capture
- **Client Analysis**
  - 54 events for client type codes, w/wo call sites , i.e. including LBR capture

# Controlling collection




# Performance Monitoring Unit

- **The Performance Monitoring Unit (PMU) consists of a set of counters that can be programmed to count user-selected signals of microprocessor activity**
  - Cpu\_clk\_unhalted, inst\_retired, LLC\_miss, etc..
- **Counting the number of events that occur in a fixed time period allows workload characterization**
  - Using a spectrum of events allows a decomposition of the applications activity with respect to the microarchitecture components
  - Particularly useful for studying the architecture's strengths and weaknesses running an application

# Performance Monitoring Unit

- **The PMU can be programmed to generate interrupts on counter overflow**
  - **Allows periodic sampling of program counter for any user-chosen event**
    - **Initialize count to (overflow – periodic rate)**
  - **Interrupt Vector Table is programmed with the address of the interrupt handler**
    - **Intel® VTune™ Analyzer driver is invoked by HW on counter overflows and given a program counter where the interrupt (i.e. counter overflow) happened**
- **Identify statistically where events occur in the program**
  - **Application profiling by event**

# SKID: IP of causal instruction vs IP of PMI



# Analyzing HPC Applications

- **Overview**
- **Loop analysis**
  - **Tripcounts**
  - **Vectorization**
- **Memory access dominated**
  - **Latency dominated**
  - **Bandwidth dominated**
- **Execution dominated**

# Overview

- **Performance Breakdown/cycle accounting can be applied to any scale of a program**
  - **Multiple interacting applications-> single apps-> single modules-> source files/functions-> basic blocks**
- **Methodology does not change**
  - **But can inherit conclusions from higher levels based on importance/cycle cost**
- **At all stages in the process look for poorly written, actively executing code that can be improved**

# HPC Applications

- **Dominated by loops**
- **Rarely have pipeline front end problems**
  - Except for very large binaries (ifetch latency)
- **Large data sets**
  - Not cache resident
  - Ex: Weather simulation, Oil Reservoir
  - Frequently DRAM bandwidth limited
  - Or DRAM Latency limited
- **Occasionally HPC apps are uop flow limited**
  - Data blocked
  - Ex: oil exploration, FFTs

# What matters when optimizing a loop?

1. The Trip Count
2. The Trip Count
3. **The TRIP COUNT!**
4. Variations in the tripcount
5. And some other things

**BUT..what you do about them depends on  
THE TRIP COUNT**

**And of course there are virtually no tools to assist you in  
determining this..other than printf**

**(you can use PIN..)**

**This Will be Discussed Later**

# HPC Loops and Memory Access

- **Calculations require data as input and the most severe limitations in a computer are on data access**
  - CPU speed and efficiency have increased much faster than memory speeds and bandwidth.
- **Load operations are almost always scheduled almost immediately before consumption (adds, multiplies etc)**
- **Lack of availability will quickly lead to execution stalls**
  - OOO execution can buy only a few cycles.

# Event Classes: High Level View

1. Execution flow events
  - Cycles, Branches, stalls, uops/inst\_retired
  - Guide compiler usage
2. Penalty events
  - Ex: load requiring access to dram
  - Modify code/build to reduce penalties
3. Resource saturation events
  - Bandwidth, load/store buffers, dispatch ports
  - No well defined cost
  - Change data layout/access patterns
4. Architectural characterization
  - Cache accesses, MESI states, snoops
  - Used to improve silicon design, not application performance
5. Instruction mix
  - Do not measure what you think, extremely difficult to validate

# Event Classes

## 1. Execution flow events: Guide Compiler Usage

- Cycles, Branches, stalls, uops/inst\_retired

## 2. Penalty events

- Ex: load requiring access to dram

## 3. Resource saturation events

- Bandwidth, load/store buffers, dispatch ports
- No well defined cost

## 4. Architectural characterization

- Cache accesses, MESI states, snoops

## 5. Instruction mix

# Cycles: Multiple time domains

- **There are actually 4 cycle events on a modern microprocessor**
  - Core unhalted cycles
  - Reference frequency unhalted cycles
  - Core halted cycles
  - Reference Frequency halted cycles
- **Core frequency needed for perf issues entirely in the core**
  - Penalties (ie pipeline stalls) in core cycles
- **Reference frequency needed for:**
  - Evaluation of variable frequency effects (Turbo/Power Management)
  - Wall clock time utilization
    - Ex: Network server applications
  - Bandwidth/memory latency
- **Unhalted events are required for counting modes to work at all**
- **Halted.ref = TSC change – cpu\_clk\_unhalted.ref**


# Cycle Accounting and Uop Flow

- **Cycles =**
  - Cycles dispatching to execution units +**
  - Cycles not dispatching (stalls)**
    - A trivial truism
- **Uops dispatched = uops retired +**
  - speculative uops that are not retired**
    - Non-retired uops due to mispredicted branches
      - $\text{Uops\_issued.any} - \text{uops\_retired.slots}$
- **Optimization Reduces Total Cycles by**
  - Reducing stalls
  - Reducing retired uops (better code generation)
  - Reducing non retired uops (reducing mispredictions)

# (Simplified) Execution in an OOO Engine

- **Two asynchronous components connected by buffering**


- Front End provides instructions
- Back End gets data and executes instructions
- Back End trumps Front End
  - If BE issues occur, fixing FE issues accomplishes nothing



# Identifying Front End Stalls


- **Uop issue**

- **Uops have been allocated resources**
- **No downstream blockage (resource\_stalls)**
- **FE Stalls = an instruction delivery problem**  
**= Uops\_issued.stall\_cycles - Resource\_stalls**



# (Simplified) Execution in an OOO Engine


- Design optimizes Dispatch to Execution
  - Uops wait in RS until inputs are available
  - Keeping the Execution Units occupied matters



# Uop Flow Monitors Execution

- **Uop Execute**


- **Uops have inputs ?**
- **No downstream blockage (DIV/SQRT)**
- **No execution = no progress**



# Uop Flow Monitors Execution


## • Uop Retire

- All older instructions retired ?
- No retirement = ? (out of order execution?)



# Uop Flow


## Fetch / Decode



Uops\_Issued

To Uncore

## MEU



Qualitative: Artistic License employed

Uops\_retired

# PEBS Basic Events

- **Mechanism:**
  - counter overflow arms PEBS
  - Next event gets captured and raises PMI
  - PEBS mechanism captures architectural state information at completion of critical instruction
- **Including EIP (+1), even when OS defers PMI**

<b>instr_retired</b>
<b>itlb_miss_retired</b>
<b>uops_retired</b>
<b>br_instr_retired</b>
<b>mem_instr_retired.loads</b>
<b>mem_instr_retired.stores</b>

**For memory events, EIP (+1) is always next instruction**

# Branch Events

- **Measure Control flow through the program**
- **Can be used for**
  - loop trip counts
  - Reconstructing (multi function) execution paths
  - Driving inlining, IPO, PGO compilations
- **Used in conjunction with Last Branch Record (LBR) even more can be done**
  - Basic block execution counts
  - Instruction mix
  - Call counts per source
  - etc

# Basic Branch Analysis

- **Vastly improved precise branch monitoring capabilities**
  - **Branches retired**
  - **16 deep LBR**
    - LBR can be filtered by branch type and privilege level
  - **One per SMT**
    - Not merged when SMT disabled
  - **Only taken branches are captured**
- **Precise BR retired by branch type**
  - **Calls, conditional and all branches**
  - **Coupled with LBR capture yields**
    - Call counts
    - “HW call graph”
    - Basic block execution counts

# Branch Analysis

- **Precise branch events on NHM enable**
  - Function call counts
  - Function arguments (em64T only)
  - Taken fraction/branch
- **Mispredicted Branches must be counted with Non-PEBS events BR\_MISP\_EXEC.\* and BR\_INST\_EXEC.\* on Corei7/Xeon 5500**
- **Br\_misp\_retired.\* on Xeon 5600 (PEBS)**

# Branch Analysis: Call Counts

- **Call counts require sampling on calls**
  - Sampling on anything else introduces a “trigger bias” that cannot be corrected for
- **Requires PEBS buffer to identify which branch caused the event**
  - EIP+1 results in capturing call target
- **Requires LBR to identify source and target**
  - Matching PEBS EIP with LBR target

# Precise Conditional Branch Retired


- **Counted loops that actually use the induction variable will frequently keep the tripcount in a register for the termination test**
  - E.g. heavily optimized triad with the Intel compiler has

```
Addq $0x8, %rcx
Cmpq %rax, %rcx
Jnge triad+0x27
```
- **Average value of RAX is the tripcount**

# Branch Analysis: Function Arguments (Intel64 only)

- **Functions with “few” (<6?) arguments use registers for argument values**
- **Capturing full PEBS buffer + LBR on `calls_retired` event allows measurement of distribution of argument values per calling site**
  - **E.g. length of `memcpy`, `memset`**

# Processing LBRs



- All instructions between Target\_0 and Branch\_1 are retired 1 time
- All Basic Blocks between Target\_0 and Branch\_1 are executed 1 time
- All Branch Instructions between Target\_0 and Branch\_1 are not taken

**So it would all Seem Very Straight Forward**

# Shadowing and Precise Data Collection


- **The time between the counter overflow and the PEBS arming creates a “shadow”, during which events cannot be collected**
  - ~8 cycles?**
- **Ex: conditional branches retired**
  - **Sequence of short BBs (< 3 cycles in duration)**
  - **If branch into first overflows counter, Pebs event cannot occur until branch at end of 4<sup>th</sup> BB**
  - **Intervening branches will never be sampled**



# Shadowing

Assume 10 cycle shadow for this example

20
20
2
2
2
2
20
20



O means counter overflow  
P means PEBS enabled  
C means interrupt occurs

N
N
0
0
0
0
0
5N

# Reducing Shadowing Impact

- Some “events” will never occur!
  - Falling into shadowed window
- Use LBR to extend range of the single sample
- Count the number of objects in LBR and increment count for all of them by  $1/15$ 
  - Since you have only one sample



# Minimizing Shadowing Impact on BB Execution Count

Cycles/branch taken

20
20
2
2
2
2
20
20

Many more with 20 Cycles/branch taken

O  
P  
C O  
O  
O  
P  
P  
P  
C C C

Peps Samples taken

N
N
0
0
0
0
0
0
5N

Many more with N samples taken

Number of LBR entries

15N
15N
15N
15N
16N
17N
18N
19N

Many more with 15 N LBR Entries

In this example there are always 15 BB's covered in the LBR.

Incrementing the BB execution count for each BB detected in the LBR, by 1/15 seen in the LBR path will greatly reduce the effect of shadowing



# Branch Filtering

<b>LBR Filter Bit Name</b>	<b>Bit Description</b>	<b>bit</b>
<b>CPL_EQ_0</b>	<b>Exclude ring 0</b>	<b>0</b>
<b>CPL_NEQ_0</b>	<b>Exclude ring3</b>	<b>1</b>
<b>JCC</b>	<b>Exclude taken conditional branches</b>	<b>2</b>
<b>NEAR_REL_CALL</b>	<b>Exclude near relative calls</b>	<b>3</b>
<b>NEAR_INDIRECT_CALL</b>	<b>Exclude near indirect calls</b>	<b>4</b>
<b>NEAR_RET</b>	<b>Exclude near returns</b>	<b>5</b>
<b>NEAR_INDIRECT_JMP</b>	<b>Exclude near unconditional near branches</b>	<b>6</b>
<b>NEAR_REL_JMP</b>	<b>Exclude near unconditional relative branches</b>	<b>7</b>
<b>FAR_BRANCH</b>	<b>Exclude far branches</b>	<b>8</b>

# Branch Filtering

- **User near calls only**
  - Tracking back from OS critical sections to user function that caused the problem
  - Lack of returns may be an issue in some cases
    - But not for HPC 😊
  - Use static call analysis to clean up chains
- **User and OS near calls only**
  - Profiling OS call stacks
  - Eliminating leaf functions may be complicated by lack of returns
    - Don't remove returns if this is a problem
    - Use BTS to capture deeper stack
  - **Issue: cannot exclude unconditional jumps without excluding calls**

# Precise cycles can be constructed from any PEBS event

- **Allow profiling code sections screened with STI/CLI semantics**
  - Ring 0 OS critical sections
- **PEBS sampling mechanism may lose interrupts during halted state**
  - **Instruction retirement required to generate performance monitoring interrupts (PMI)**
    - Counts will not occur without PEBS being invoked

# Using cycles to optimize the optimizations

- **Profile the application for cycle usage and uop flow.**
  - Identify hot functions
  - Check asm of FP intensive code for correct instruction mix
    - X87 is slower than SSE
    - Intel® Compiler has FP-model flags and many pragmas
- **Vectorize long tripcount loops**
  - -SSE4.2 uses unaligned loads more aggressively
    - Align data whenever possible
  - Check loop tripcounts with br events and register values (described later)
    - Interchange loop orders to get long loops as inner loop
      - Change multi dimensional array layout as needed
    - Completely unroll short tripcount ( $< \sim 7$ ) inner loops
    - Split/merge loops depending on code size
    - Predicate hoist constant condition if's out of loops
    - Etc, etc , etc...I could write a book


# Using cycles to optimize the optimizations

- **C++ and large binaries: Only optimize what uses cycles**
  - Use call counts to drive compiler inlining
    - Compiler needs to evaluate a large enough scope to do its best work
    - Particularly functions/methods invoked inside loops
  - Size vs Speed
    - Extremely large binaries need to minimize size
      - -Os (linux) -O1 (windows)
  - Conditional Branch Mispredictions
    - HW prediction is shockingly good
      - Cost is unretired uop flow (uops\_issued.any – uops\_retired.slots)
      - Optimize case statement order, lowers uops\_retired
- **Use Intel Compiler LIBM, MKL, tbbmalloc, tbbmalloc\_proxy**
  - Intel linker with LD\_PRELOAD env variable
  - -L/path/to/intel/libs -limf etc
  - <http://software.intel.com/en-us/articles/optimizing-without-breaking-a-sweat/>

# Thoughts on optimizing large OOP code bases

- **Classic OOP will result in code bases of small functions integrated together to invoke the algorithm**
- **Signatures**
  - **Low instruction\_retired/call\_retired**
  - **High call\_retired/branch\_retired**
  - **High indirect\_call/call\_retired**
  - **High uops\_issued.core\_stall\_cycles – resource\_stalls.any**
  - **High  $\sum \text{latency}(\text{source}) * \text{ifetch\_miss}(\text{source})$**

# How big are the CERN programs



Cacheline access frequency evaluated by sorting cachelines by their accesses

Thus a binary working set size measurement



# Optimizing large Object Oriented Code

- **Inlining is the advice of choice but things are more complicated.**
- **Inlining increases binary size and can make ifetch misses more costly and code slows down**
  - Even if fewer in overall number
- **Ifetch miss events have among the largest IP skids of all events**
  - They can show up in the wrong function
- **Large codes built of many small methods can result in flat cycle profiles**
  - It can take thousands of functions to account for 80% of the clock cycle samples
  - Thus thousands of functions must be optimized to achieve a significant performance improvement

# Optimizing large Object Oriented Code

- **The author knows of no proven methodology to correct the cost of excessive taken branches and the resulting flat cycle profile.**
  - **Need fewer calls,**
    - **instructions required for calling conventions**
  - **Larger functions to allow the compiler to see the whole calculation and do a better job**
  - **Larger shared objects to allow greater effect from IPO**
    - **Create shared objects using just the hot methods to avoid excessive inlining**
- **This has to be applied to enough methods to account for 80->95% of the cycles**

Mostly this is about reducing the total instruction count

# Thoughts on optimizing large OOP code bases

- **Function calls result in added instructions**
  - Call and return
  - Trampolines required for position independent code/  
shared object cross invocations
    - Indirect branches can be more costly
  - Freeing & restoring registers for local use
    - Mostly an ia32 issue
  - Setting and reading function arguments
    - Larger on ia32 due to required use of stack
- **Virtual function calls (function pointers) increase indirect call instructions and associated pointer loads**

# Thoughts on optimizing large OOP code bases

- **Does a call graph help?**
  - **Unlikely**
  - **Provides the direct path back to main**
    - **Usually sampled on time**
    - **Does not provide call counts in most cases**
  - **Does not identify clusters of active (excessive) call activity**

# Thoughts on optimizing large OOP code bases

- **A modest proposal:**
- **Use LBRs and static analysis to evaluate frequency and cost of function calls**
  - the call count
  - count taken branches between call and arrival in function
  - Get count of indirect branches invoked
  - Add cost for function arguments
  - Add a cost for push/pop of registers

# Thoughts on optimizing large OOP code bases

- **A modest proposal:**
- **Use social network analysis/network theory to identify clusters of active, costly function call activity**
  - **Web search on Social networking/social networking analysis**
- **Order clusters by total time and/or total “cost”**
  - **Split time of functions shared between clusters by call counts**
  - **Calls have a direction**
    - **Utility functions must not be viewed as bridges**

# Thoughts on optimizing large OOP code bases

- **A modest proposal:**
- **Manually reduce function count in hot clusters by explicit code inlining**
  - **Prioritize work by call overhead cost to be gained**
  - **Duplicate code as needed**
  - **Reduce cross shared object call counts**

# Using cycles to optimize the optimizations

- **PEBS near call event + LBRs to get call counts/source**
  - Selecting source files to compile with enhanced inlining
    - IPO can be enhanced when used with PGO
- **PEBS near call event + registers (em64T) to get function arguments**
  - Fix memset/memcpy calls with short lengths
  - Excessive calls to malloc/free due to constructor/destructor?
    - Identify small malloc's/free's
    - Let the compiler allocate small structures statically rather than malloc and free them excessively

# Using cycles to optimize the optimizations

- **Optimize only functions that use significant cycles**
  - Reduces build time
  - Minimize fighting the compiler
    - Changing optimizations or compilers in large builds can be problematic
- **Move gcc/icc and create script called gcc/icc**

```
#!/bin/sh
```

```
if echo $@ | grep -f /tmp/sourcefilelist.txt > /dev/null ;
```

```
then /opt/intel/Compiler/11.0/083/bin/intel64/icc.ori -g -fast $@;
```

```
else gcc.ori -g -O2 $@;
```

```
fi
```

# Using cycles to optimize the optimizations

- **PTU sometimes shows \*.h files as source**
- **Generate a list of c/cpp files as follows:**
  - **Export list of functions from Intel® PTU**
  - **Create script grepf.sh to grep for defined symbols:**

```
#!/bin/sh
if nm --defined-only --demangle $1 | grep -f $2 >
/dev/null ; then echo `basename $1 .o`.cpp; fi
```
  - **Find hot object files and remember cpp files:**

```
find -name "*.o" -exec grepf.sh '{}'  
/tmp/functionlist.txt \; > /tmp/sourcefilelist.txt
```
- **This will produce sourcefilelist that only includes targets of compiler**

# Event Classes

## 1. Execution flow events

- Cycles, Branches, stalls, uops/inst\_retired

## 2. Penalty events

**Change code to remove the penalty**

- **Ex: load requiring access to dram**

## 3. Resource saturation events

- Bandwidth, load/store buffers, dispatch ports
- No well defined cost

## 4. Architectural characterization

- Cache accesses, MESI states, snoops

## 5. Instruction mix

# Memory Access

- **Load instruction uses virtual address to access memory space**
- **HW translates that to physical address to access caches**
  - DTLB does this
- **Access is hierarchical**
  - Check L1D first
  - If (miss) check if Line Fill Buffer (LFB) allocated
  - If(LFB miss) allocate LFB, escalate miss to L2
  - If(miss L2) get Super Queue (SQ) slot, escalate to uncore

# Memory Access Penalties

- **Load misses cause execution stalls**
  - **In most cases store misses will not stall execution**
    - **Data to be stored is held in store buffer until desired line is in L1d, thus execution continues**
- **Loads that hit LFBs overlap in time with original line request**
  - **If the original request was a load, the original miss accounts for the entire penalty**
  - **If there are multiple load request to the LFB the least costly would be the penalty**
  - **Not all load misses are equally costly**

# Stall Decomposition on Intel® Core™ i7 Processors

- **Same basic methodology as on Intel® Core™ 2 processors\***
- **Basic strategy is to identify the largest penalty event contributions first**
  - **Work your way down to smaller contributors**
- **FE starvation can now be measured**
  - **And no branch misprediction flush penalty**
- **Only both\_threads\_stalled can be measured at execution**
  - **SMT will make  $\sum \text{events}_i * \text{penalties}_i > \text{both\_thread\_stalled}$**
  - **ALU\_only stalls can be measured per thread**
    - **Ports 0,1 and 5**

\* Intel, the Intel logo, Intel Core and Core Inside are trademarks of Intel Corporation in the U.S. and other countries.



# Stall Decomposition: $\Sigma \text{events}_i * \text{penalties}_i$ The Elephants

- LLC, L2, and DTLB misses are the large penalty, common events
- LLC activity must be measured at L2 for it to have core, PID, TID context
  - Uncore has no ability to track core, PID or ThreadID
  - Uncore event collection not yet supported
- **Figure of merit: Events\*Penalty/cycles**
  - $\text{Samples\_ev} * \text{SAV}(\text{ev}) * \text{Penalty}(\text{ev}) / (\text{Samples\_cyc} * \text{SAV}(\text{cyc}))$
  - If  $\text{SAV}(\text{ev}) = \text{SAV}(\text{cyc}) / \text{Penalty}(\text{ev})$
  - $\text{FOM} = \text{Samples\_ev} / \text{Samples\_cyc}$
  - This is  $\sim$  how the default SAVs are set
  - Minimizes required screen area in the data display

# Stall Decomposition: $\Sigma$ events<sub>i</sub>\*penalties<sub>i</sub> The Elephants

- **Figure of merit: Events\*Penalty/cycles**
  - **Overcounts when there are temporally overlapping penalties**
  - **Compilers can hoist loads. So make sure there are stalls as well**
    - **PEBS event `uops_retired.stall_cycles` should pile up very close to instructions suffering large penalties**
  - **The combination provides the answer to the critical question:**  
**Is the fix worth the effort?**

# Penalty Events: Memory Access

- **Intel® Core™ i7 processor memory access events are “per source”**
  - How many times cacheline came from “here”
- **Unique sources have unique Penalties**
  - DP system has ~10 sources outside a core
  - Large number of performance events
- **Memory access events are precise**
  - HW captures IP and register values
  - Sample + Disassembly => Reconstruct Address
- **Latency Event captures IP, load latency, data source and address**
  - Similar to Itanium® Processor Family\* Data Ear

\* Itanium is a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries.

# Offcore Response Latencies

- **LLC Hit that does not need snooping**
  - **LLC latency  $\sim$  35-40 cycles**
- **LLC Hit requiring snoop, clean response  $\sim$ 65**
- **LLC Hit requiring snoop, dirty response  $\sim$ 75**
- **LLC Miss from remote LLC  $\sim$  200 cycles**
- **LLC Miss from local Dram  $\sim$ 60 ns**
- **LLC Miss from remote Dram  $\sim$ 100 ns**

Note: All latencies and memory access penalties shown are merely illustrative. Actual latencies will depend on (among other things) processor model, core and uncore frequencies, type, number and positioning of DIMMS, platform model, bios version and settings. Consult the platform manufacturer for optimal setting for any individual system. Then measure the actual properties of that system by running well established benchmarks.

# Memory Access PEBS Events

## Identify LLC and DTLB load miss

- Precise load events do not include DCU prefetch/ L2 prefetch

Name	Penalty	Umask	Umask_name
mem_load_retired	0	0x1	L1D_HIT
	6	0x2	L2_HIT
	~35	0x4	LLC_HIT_UNSHARED*
	~75	0x8	OTHER_CORE_L2_HIT_HITM*
	depends	0x10	LLC_MISS
	depends	0x40	HIT_LFB
		0x80	DTLB_MISS*

LLC\_HIT\_UNSHARED should be LLC\_HIT\_NO\_SNOOP

OTHER\_CORE\_L2\_HIT\_HITM should be LLC\_HIT\_SNOOP

DTLB\_MISS counts primary and secondary DTLB misses on Core i7

Only counts primary on Xeon™ 5600 Family Processors

Penalty for DTLB miss is not a constant

Also use Dtlb\_load\_misses.walk\_cycles on Xeon™ 5600 Family Processors

Note: All latencies and memory access penalties shown are merely illustrative. Actual latencies will depend on (among other things) processor model, core and uncore frequencies, type, number and positioning of DIMMS, platform model, bios version and settings. Consult the platform manufacturer for optimal setting for any individual system. Then measure the actual properties of that system by running well established benchmarks.

# Precise Uncore Response

## Xeon™ 5500 Family Processors

- **Load response from LLC, another core, local DRAM, remote socket, remote DRAM and IO**

Name	Penalty	Umask	Umask_name
mem_uncore_retired	~85	0x2	OTHER_CORE_L2_HITM
	~185	0x8	REMOTE_CACHE_LOCAL_HOME_HIT
	~200	0x20	LOCAL_DRAM
	~350	0x40	REMOTE_DRAM
		0x80	IO

**OTHER\_CORE\_L2\_HITM should be LOCAL\_HITM**

Note: All latencies and memory access penalties shown are merely illustrative. Actual latencies will depend on (among other things) processor model, core and uncore frequencies, type, number and positioning of DIMMS, platform model, bios version and settings. Consult the platform manufacturer for optimal setting for any individual system. Then measure the actual properties of that system by running well established benchmarks.

# Precise Uncore Response

## Xeon™ 5600 Family Processors

- **Load response from LLC, another core, local DRAM, remote socket, remote DRAM and IO**

Name	Penalty	Umask	Umask_name
mem_uncore_retired	~85	0x2	LOCAL_HITM
	~375	0x4	REMOTE_HITM
	~220	0x8	LOCAL_DRAM_AND_REMOTE_CACHE_HIT
	~375	0x10	REMOTE_DRAM
		0x80	UNCACHEABLE

Note: All latencies and memory access penalties shown are merely illustrative. Actual latencies will depend on (among other things) processor model, core and uncore frequencies, type, number and positioning of DIMMS, platform model, bios version and settings. Consult the platform manufacturer for optimal setting for any individual system. Then measure the actual properties of that system by running well established benchmarks.

# Precise Store DTLB miss

<b>Name</b>	<b>Event</b>	<b>Umask</b>	<b>Umask_name</b>
<b>mem_store_retired</b>	<b>0x0c</b>	<b>0x1</b>	<b>DTLB_MISS*</b>
		<b>0x2</b>	<b>dropped events</b>

**DTLB\_MISS counts primary and secondary DTLB misses on Core i7  
Only counts primary on Xeon™ 5600 Family Processors**



# Overlapping Memory access penalties

## Xeon 5600 family:

### Offcore\_request\_outstanding

Event Name	umask	cmask, inv
OFFCORE_REQUESTS_OUTSTANDING.ANY.READ	0x8	
OFFCORE_REQUESTS_OUTSTANDING.ANY.READ_NOT_EMPTY	0x8	1,0
OFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_CODE	0x2	
OFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_CODE_NOT_EMPTY	0x2	1,0
OFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_DATA	0x1	
OFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_DATA_NOT_EMPTY	0x1	1,0
OFFCORE_REQUESTS_OUTSTANDING.DEMAND.RFO	0x4	
OFFCORE_REQUESTS_OUTSTANDING.DEMAND.RFO_NOT_EMPTY	0x4	1,0

Offcore\_requests\_outstanding.demand.read\_data\_not\_empty = cycles there is at least one request from L1d that had to be satisfied by escalation to uncore  
Includes L1d HW prefetch, loads and SW\_prefetch

**Defines upper limit of memory access penalties due to L2 miss**

# So what do you do?

- Load driven misses resulting in pipeline stalls can be fixed by
  - Use longest tripcount loop to drive strategy
  - Change loop order/data layout to give HW prefetcher a chance
    - Divide large structures by usage (See MILC)
    - Structures of arrays rather than arrays of structures
  - Make sure buffer initialization is consistent with usage
    - Make remote\_dram misses local dram misses & cut latency in half
- DTLB misses: use large pages

# So what do you do?

- Load driven misses resulting in pipeline stalls can be fixed by
- SW prefetch `_mm_prefetch(addr, hint)`  
`<ia32intrin.h>`
  - Use `LOAD_HIT_PRE` to identify when prefetch distance is too small
    - Min prefetch dist (iter)  $\sim 200 / (\text{uops\_per\_iteration} / 3)$ 
      - For local dram
      - Will change as latency changes
  - long inner loop -> prefetch ahead in inner loop
  - Short inner loop -> prefetch 1,2 iterations ahead on outer
  - Reused linked list -> create indirect address array
  - `#pragma omp for (guided)`  
will cause havoc
  - Volume 2 of that book
  - SW prefetches will not help a BW limited application

# Other Penalties

- **Divides and SQRT (Arith.Cycles\_div\_active)**
  - Vectorize
  - Save reciprocals that are reused
  - Merge with bandwidth limited loops
- **Store Forwarding (Load\_Block.overlap\_store)**
  - Event only on Xeon™ 5600
  - Use Intel Compiler
  - Be careful with data type sizes (keep consistent)
- **FP exceptions (uops\_decoded.ms)**
  - Use Intel compiler (no x87, FTZ)
  - Uninitialized values in simd registers
- **No ability to measure stalls associated with chained long latency instructions**
  - Sum = a+b+c+d+e...evaluated left to right

# Instruction Starvation

- Lots of calls to small functions can lead to starving the pipeline of instructions
  - Only L2 prefetchers prefetch instructions
- `Uops_issued.core_stall_cycles - resource_stalls.any` = cycles BE wants instructions, but does not get them
  - This is more accurate with HT off
- Can be cross checked on Xeon™ 5600 processor with `offcore_requests_outstanding.demand.read_code_not_empty` (for L2 miss)

# Decomposing instruction starvation

Event	Penalty
l2_rqsts.ifetch_hit	~6
offcore_response_0.demand_ifetch.local_cache	~35
offcore_response_0.demand_ifetch.local_dram	~200
offcore_response_0.demand_ifetch.remote_dram	~350

**ifetch miss events have among the largest IP skids of all performance events. The IP can easily have been on in a previously executing function at the time the ifetch miss occurred. See slide 23**

**Uncertainties are also larger, due to the many buffers in the pipeline**

**Instruction starvation does not occur unless the buffers drain**

Note: All latencies and memory access penalties shown are merely illustrative. Actual latencies will depend on (among other things) processor model, core and uncore frequencies, type, number and positioning of DIMMS, platform model, bios version and settings. Consult the platform manufacturer for optimal setting for any individual system. Then measure the actual properties of that system by running well established benchmarks.

# Instruction Access Penalties

- **Demand Ifetch: `offcore_response.demand_ifetch.*`**
  - Usually associated with function calls followed by taken branches in LARGE binaries
  - IPO, force inlining
  - PGO to reduce taken branches
  - shrink sizes of other functions
  - Change order of link command
  - `Offcore_response.demand_ifetch.local_dram`
    - `Sw_prefetch(&foo(),1);` ?????
  - `Offcore_response.demand_ifetch.remote_dram`
    - Run 1 copy of binary per socket
      - Must have two complete copies on the disk
  - `Offcore_response.demand_ifetch.llc_hit_no_other_core`
    - Sw prefetch?, PGO, IPO
- **ITLB misses: use large Itlb pages**

# Reducing calls and \*.so

- Use linker and a control list to identify internal and external functions in \*.so to reduce the use of trampolines
  - icpc -Wl,-z,defs -L/External -L/Linker -Wl,-version-script,export.tmp

```
$ cat export.tmp
```

```
{  
  global:  
    _Foo1;  
    _Foo2;  
  local:  
    _Bar1;  
    _Bar2;  
};
```

# Reducing calls and \*.so

- Identifying the internal functions is not simple
- Use LBRs, and sfdump5 (see backup) to identify call chains between \*.so
- Merge source files into fewer \*.so
  - This will improve effectiveness of PGO/IPO
- Use global/local file of previous slide to reduce trampolines

NOTE: Author has never personally done this, so he does not know if it really works, or if the syntax is really correct.

# Event Classes

## 1. Execution flow events

- Cycles, Branches, stalls, uops/inst\_retired

## 2. Penalty events

- Ex: load requiring access to dram

## 3. Resource saturation events

- **Bandwidth, ld/st buffers, dispatch ports**
- **No well defined cost**

## 4. Architectural characterization

- Cache accesses, MESI states, snoops

## 5. Instruction mix


# Resource Limitation Events

- **Resource limitation is usually only a problem when the resource is saturated**
  - **There is ~no cost\* for bandwidth until the bandwidth is close to saturated**
    - **\*Latency depends weakly on BW on Corei7**
- **Lost cycles due to resource saturation can be hard to measure**
- **Only way to determine bandwidth limit is to measure it**
  - **Count cachelines transferred/cycle for triad**
    - **(w/wo SSE NT stores)**
  - **Depends on the number of triad threads**
- **Resource saturation results in no gain from HT**

# Resource Limitation: Memory Bandwidth

- **Usually needs HW (or SW) prefetch**
  - Load latencies will restrict execution otherwise
    - Exception: `for(i=0;i<len;i++)a[i] = b[addr[i]];`
- **Limit depends on**
  - number and location of concurrent threads consuming large numbers of lines
    - For asynchronous execution this becomes ~impossible to know
  - core and uncore frequencies
  - type, number, size, location of dimms
  - bios version and settings
  - Motherboard
- **Measured in cycles/cacheline transferred**
  - Triad with/wo RFO result in ~ same limit!
  - All “BW” events discussed here count cachelines transferred

# Triad bandwidth vs thread count



Note: All latencies and memory access penalties shown are merely illustrative. Actual latencies will depend on (among other things) processor model, core and uncore frequencies, type, number and positioning of DIMMS, platform model, bios version and settings. Consult the platform manufacturer for optimal setting for any individual system. Then measure the actual properties of that system by running well established benchmarks.

# Latency stalls vs Bandwidth saturation

- A latency stalled program has a small number of outstanding data cachelines in flight simultaneously

```
i=0;
While(mystruc->next !=0){
    mystruc=mystruc->next;
    a[i] = mystruc->b_val;
    i++;
}
```

Only one (possibly 2) loads in flight at a time

- Clearly a triad with prefetchers enabled in BW limited

# Gather, OOO execution and Bandwidth saturation

Consider:

```
For(i=0;i<len;i++)A[i] = B[ADDR[i]];
```

A data collection might show something like 1000 cycle samples, 200 instruction retired samples and 5000 mem\_uncore\_retired.local\_dram samples

The mem\_uncore SAV is 10K, the cycle SAV is 2 million

This absorbs the 200 cycle penalty..so the ratio of the samples is the ratio of the cycles...

Clearly, there are more cycles in dram access than cycles executed.

# Gather, OOO execution and Bandwidth saturation

In a gather loop the RS acts as a prefetcher.

There are 6 uops/iteration -> ~5 iterations in the RS?

except the loads go out immediately..

there is no dependency so the 2 loads can be executed,

the incr, cmp and branch can execute, again as there are no dependencies

so only the stores pile up

This would suggest ~30 iterations in flight at a time

the number of load buffers might be what blocks FE uop issue

there are 48 and 2/iteration are needed

The loads of ADDR[i] are sequential and thus HW prefetched.

All the stalls are on the load of B[ADDR[I]]

Thus the events fall on the next instruction.

The mem\_uncore\_retired.local\_dram events are all overlapped..

Thus events\*penalties overcounts by a huge factor

# Bandwidth per core

- **Much more complicated than on Intel® Core™2 processors**
  - **Bandwidth limit depends on number of threads using maximum BW and core position of those threads**
    - **CAN ONLY BE MEASURED**
  - **No single event counts total cachelines in+out to memory / core**
    - **Cacheable writebacks are written to LLC and written to memory at a later time**
    - **Offcore\_response.data\_ifetch.all\_dram**
      - **However, WB ->dram makes no sense**
    - **Local vs remote memory**
    - **NT SSE Stored cachelines are problematic**

# Offcore\_Response: Breaking Down Off-core Memory Access

- **Matrix type event**
  - **Request type X Response type**
    - 65025 possible real combinations (65535 – 2 X 255)
  - **Request and Response programmed in MSRs**
  - **OR(Request bits true) .AND. OR(Response bits true)**
  - **Ex: all LLC misses = set bits**  
**0,1,2,3,4,5,6,11,12,13,14**
    - 787F
- **Solves problem of averaging over widely differing penalties**
- **Only one version of the event (b7/msr 1a6)**
  - **offcore\_response\_0**

# Memory Access: Off-core Access

- Offcore\_Response\_0
  - “umasks” set with MSRs 1a6
  - Two versions on XEON 5600 processor family
    - Programming a little different

	Bit position	Description
Request	0	Demand Data Rd = DCU reads (includes partials, DCU Prefetch)
Type	1	Demand RFO = DCU RFOs
	2	Demand Ifetch = IFU Fetches
	3	Writeback = MLC_EVICT/DCUWB
	4	PF Data Rd = MPL Reads
	5	PF RFO = MPL RFOs
	6	PF Ifetch = MPL Fetches
	7	OTHER
Response	8	LLC_HIT_UNCORE_HIT
Type	9	LLC_HIT_OTHER_CORE_HIT_SNP
	10	LLC_HIT_OTHER_CORE_HITM
	11	LLC_MISS_REMOTE_HIT_SCRUB
	12	LLC_MISS_REMOTE_FWD
	13	LLC_MISS_REMOTE_DRAM
	14	LLC_MISS_LOCAL_DRAM
	15	IO_CSR_MMIO

# Offcore\_response Reasonable Combinations

Request Type	MSR Encoding
ANY_DATA	xx11
ANY_IFETCH	xx44
ANY_REQUEST	xxFF
ANY_RFO	xx22
COREWB	xx08
DATA_IFETCH	xx77
<b>DATA_IN</b>	<b>xx33</b>
DEMAND_DATA	xx03
DEMAND_DATA_RD	xx01
DEMAND_IFETCH	xx04
DEMAND_RFO	xx02
OTHER	xx80
PF_DATA	xx30
PF_DATA_RD	xx10
PF_IFETCH	xx40
PF_RFO	xx20
PREFETCH	xx70

Response Type	MSR Encoding
ANY_CACHE_DRAM	7Fxx
ANY_DRAM	60xx
ANY_LLC_MISS	F8xx
ANY_LOCATION	FFxx
IO_CSR_MMIO	80xx
LLC_HIT_NO_OTHER_CORE	01xx
LLC_OTHER_CORE_HIT	02xx
LLC_OTHER_CORE_HITM	04xx
LCOAL_CACHE	07xx
LOCAL_CACHE_DRAM	47xx
LOCAL_DRAM	40xx
REMOTE_CACHE	18xx
REMOTE_CACHE_DRAM	38xx
REMOTE_CACHE_HIT	10xx
REMOTE_CACHE_HITM	08xx
REMOTE_DRAM	20xx

NT local stores counted by 0200 not 4000

A bit different on Xeon 5600 Processor Family

# Total Memory Bandwidth

- **Delivered + Speculative Traffic to local memory**
  - **Reads and Writes Per Source**
    - UNC\_QHL\_REQUESTS.IOH\_READS
    - UNC\_QHL\_REQUESTS.IOH\_WRITES
    - UNC\_QHL\_REQUESTS.REMOTE\_READS (includes RFO and NT store)
    - UNC\_QHL\_REQUESTS.REMOTE\_WRITES (includes NT Stores)
    - UNC\_QHL\_REQUESTS.LOCAL\_READS (includes RFO and NT Store)
    - UNC\_QHL\_REQUESTS.LOCAL\_WRITES (no NT stores)
- **Precise totals can be measured in IMC**
  - **But cannot be broken down per source**
    - UNC\_IMC\_NORMAL\_READS.ANY (or by channel, includes RFO)
    - UNC\_IMC\_WRITES.FULL.ANY (or by channel, includes NT stores)


# A few particularly useful events for measuring BW

- `Offcore_response.data_in.local_dram`
  - Read BW (per core) from local dram
- `Offcore_response.data_in.remote_dram`
  - Read BW (per core) from remote dram
    - Indicates NUMA locality problem
- Uncore events get totals but only in counting mode with no data/core
  - `Unc_imc_normal_reads.any`
    - Total read cachelines from this mem controller
  - `Unc_imc_writes.full.any`
    - Total written cachelines to this mem controller

# Latency vs Bandwidth

- On Xeon™ 5600 processors the average occupancy of the super queue can be evaluated as  
`offcore_requests_outstanding.any.reads/  
cpu_clk_unhalted.thread`
- If this is large then the loop is likely BW limited
- If it is small and the event counts indicate a memory access problem due to loads then it is likely to be a latency issue

# Triad bandwidth vs thread count




Open MP triad on machine with matched dimms

**NUMA = ON**

Note: All latencies and memory access penalties shown are merely illustrative. Actual latencies will depend on (among other things) processor model, core and uncore frequencies, type, number and positioning of DIMMS, platform model, bios version and settings. Consult the platform manufacturer for optimal setting for any individual system. Then measure the actual properties of that system by running well established benchmarks.

# Average super queue occupancy




**Variation per core is ~ 20%**

**Many temporally overlapping requests identifies bandwidth saturation**

Note: All latencies and memory access penalties shown are merely illustrative. Actual latencies will depend on (among other things) processor model, core and uncore frequencies, type, number and positioning of DIMMS, platform model, bios version and settings. Consult the platform manufacturer for optimal setting for any individual system. Then measure the actual properties of that system by running well established benchmarks.



# Average super queue occupancy



**Evaluated with no knowledge of thread count**

Note: All latencies and memory access penalties shown are merely illustrative. Actual latencies will depend on (among other things) processor model, core and uncore frequencies, type, number and positioning of DIMMS, platform model, bios version and settings. Consult the platform manufacturer for optimal setting for any individual system. Then measure the actual properties of that system by running well established benchmarks.

# Identifying bandwidth saturation

- Identifying BW saturation by measuring bytes/time is complicated by the BW limit changing with the number of threads consuming BW (slide 90)
- Non concurrent execution, with some threads consuming large BW, while others consume little, can make identifying saturation extremely difficult

# Identifying bandwidth saturation

- Average SQ occupancy limit varies less with thread count/concurrency
- It does not distinguish between LLC hits and LLC misses
- Recipe:
  - Identify problematic functions with `<SQ occup>`
  - Use `offcore_response` events to determine the fraction associated with LLC hits vs misses

# But what is the potential gain?

- **None of this measures what is needed!**
  - It does not tell us if the fix is worth the effort!
- **The fix is to reduce the number of lines transferred**
  - Consume more data per line transferred
- **Gain**
  - $BW\_time = total\_lines / BW\_limit$
  - $Exec\_time = \text{time to execute instructions}$ 
    - Memory latency of  $\sim 0$
  - $Time = MAX(BW\_time, Exec\_time)$
  - Completely BW limited  $\sim change\_in\_total\_lines / BW\_limit$

**Problem: cannot measure exec time,  
BW limit is absurdly complex in general  
(must assume synchronous execution)**

# An example

```
Double *a, *b;  
For(i=0; i<len; i+=8)a[i] = sqrt(b[i]);
```

**We might be able to compress a and b to transfer fewer lines**

```
Double *ap, *bp;  
For(i=0; i<len/8; i++)ap[i] = sqrt(bp[i]);
```

**But would it actually go any faster?**

**No, The SQRT latency ~ matches the BW limit**

# Estimating the gain

- Exec time  $\sim \text{uops\_retired.slots} / \text{`3' + arith.cycles\_div\_active}$ 
  - Undercounts cycles associated with chained long latency uops
- Optimized BW time =  $\text{Adjusted\_lines} / \text{Max\_bw}$
- Gain  $\sim \text{Cpu\_clk\_unhalted.thread} - \text{MAX}(\text{Optimized BW time}, \text{Exec Time})$
- Many Uncertainties, but better than nothing
  - Assumptions about concurrency of high BW usage
  - Assumptions about cycles associated with chained long latency uops
  - Is  $\text{uops}/3$  realistic?

# What do you do about Bandwidth?

- Data layout change is usually best
  - Fix buffer initialization to make `remote_dram` small
  - Fix order of structure elements (big to small)
  - Eliminate unused structure elements
    - Divide structures into parallel structures by use
  - Measure data consumed/cacheline in
    - Sum load/store in loops (ignore stack pointer, +=)
    - Multiply by total tripcount & divide by `64*offcore_response.data_in.local_dram`
  - Fix nested loop order
- Measure `data_in` with prefetchers on & off
  - If difference is large
    - Change data layout to help HW prefetcher or
    - Consider sw prefetching everything and disabling HW prefetchers

# OOO resource Saturation

- **Load buffer saturation (resource\_stalls.ld)**
  - In HPC, frequently due to bandwidth saturation
- **Store buffer saturation (resource\_stalls.st)**
  - This will cause stores to stop the pipeline
  - Usually associated with stores missing l1d/l2 etc
    - SW prefetch, change layout to help HW prefetch
- **Port saturation (uops\_executed.portX/cycles)**
  - Most common for load port (2)
    - Avoid loop distribution (F90)
    - Merge loops to reuse data while available
    - Align data and vectorize

# Less than ideal multi core scaling

- Perfect scaling results in the number of perf events (summed over cores) being constant
- Difference of event counts can identify locality using cycles and some reasons for non scaling behavior
  - Cache access contention can cause non scaling
    - Load-hitm and store address analysis identifies this
- Most non scaling due to resource saturation and evaluated as a ratio:  $\text{events/wall\_cycles}$ 
  - $\text{Wall\_cycles} \sim \text{cycles/active cores}$   
or  $\text{Cpu\_clk\_unhalted.thread max(ICPU)}$
  - **Cannot be seen in difference display**

# Sources/signatures of non scaling

- Turbo
  - Having this on results in large drop from 1->2
- Smaller share of LLC
  - Decrease in LLC hits, increase in LLC miss
- Increase in page faults
  - More threads require more memory
- Asymmetry associated with core 0
  - OS induced imbalance
- Context switching
  - OS's love to move things around, being the boss!
  - Don't know about logical cores & double up on one physical core, while other phys cores are idle

# Sources/signatures of non scaling

- Saturating a resource
  - Ex: Bandwidth
  - Code optimization increases resource saturation
- Shared memory application specific
  - Serial execution
  - Overly contested lock access
  - False sharing (non overlapping access to a line)
- NUMA based non scaling
  - Increase in \*.remote\_dram
- HT can be viewed as a way to recover scaling

# More sources of non scaling

- Load imbalance
  - Increase in halted cycles
- MPI global operations
  - increase in time associates with MPI global APIs
    - Ex: allreduce
- Synchronous message passing
  - “Intrinsically” non scaling

# Resolving non scaling issues

- Disable turbo while doing measurements
- Disable HT while doing measurements
- Pin all affinities
  - OS's love to move things
  - Old OS's will schedule 2 threads on a physical core while leaving other physical cores idle. This increases with thread count
- Make sure there is enough memory
  - /proc/meminfo->Active (?)
- Do 1 thread baseline on a core other than 0
- Increased LLC miss
  - Usual approaches to fixing these, see previous

# Resolving non scaling issues

- Bandwidth issues
  - Check data decomposition for separation
  - Improve data layout to reduce cacheline usage
  - See previous section on BW issues
- Excessive lock contention
  - Use finer grained locking
  - Use faster locking APIs
  - Make sure the global update is really needed
    - Can you continue working with local copy
- False sharing
  - Put 64 bytes between data elements

# Resolving non scaling issues

- NUMA related non scaling
  - Remote dram data access
    - Improve buffer initialization for local access
    - Make multiple copies for each socket
  - Remote dram ifetch access
    - Make two binaries on the disk and affinity pin per socket
- MPI global operations
  - Use openMP within a box to reduce MPI nodes
  - Use good MPI library

# Resolving non scaling issues

- Load imbalance
  - Seen as halted cycles
    - TSC difference for successive `cpu_clk_unhalted.ref` != SAV
  - Work queue approach dynamically restores balance
    - At a cost
      - NUMA locality can be lost
      - SW prefetching can become unpredictable within a thread
  - Estimate work during data decomposition to create balanced work rather than balanced iteration count
  - Save some iterations for final work queue balancing

# Graphical tool needed to organize data viewing

- **Workflow of event based performance analysis is extremely complicated**
  - Requires an enormous number of features/options to enable all possible tasks
  - Automation is very difficult
- **To do a lot of things requires a lot of options**
  - Many docking windows, menus, buttons
  - Easier to make a tool for a knowledgeable user
- **The data collection is the easy part**

**Interpreting the data and  
determining the correct action  
is the hard part**

# Tool Requirements

- Maximize data density
  - Required quantity of data is enormous
- Integrated source/asm display
- Ability to restart sessions later
- Difference utility to monitor changes
- Minimize mouse clicks
- Predefined event lists
- Predefined penalty file
  - Cycle accounting
  - dynamic column layout

# Primary display shows offending events and even call counts

The screenshot displays the Intel(R) Performance Tuning Utility interface. The main window shows a table of performance metrics for various functions. The table has the following columns: Function, RVA, Module, CPU..., CPU..., INST..., UOPS..., UOPS..., UOPS..., MEM..., MEM..., RES..., BR\_INST\_RETIRED\_NEAR\_CALL, UOP..., and RE... The 'u\_shift\_hw\_fermion\_pp' function is highlighted in red, indicating it is a significant offender. Below the table, there are filters for Limit (95%), Granularity (Function), Process (All), Thread (All), and Module (All). The bottom panel shows the 'Advanced Profile Info' tab with a console output that reads: '<terminated> Intel(R) Core(TM) i7 processor family - Loop Analysis with Call Sites [Intel(R) PTU] vtsarun /milc\_orig/Loop-Analysis-with-Call-Sites-2010-04-29-16-14-42 -s -dl -ec ARITH.CYCLES\_DIV\_BU workload stopped => 04/29/2010 04:28:53 PM'.

Function	RVA	Module	CPU...	CPU...	INST...	UOPS...	UOPS...	UOPS...	MEM...	MEM...	RES...	BR_INST_RETIRED_NEAR_CALL	UOP...	RE...
compute_gen_staple	0x376A	su3_rmd	33,410	33,410	35,287	12,179	20,637	19,907	22,025	22,091	18,632	0	38,163	5
path_product	0x56BE	su3_rmd	27,360	27,360	30,277	10,763	16,813	17,079	22,579	22,604	14,609	1	31,494	1,8
u_shift_hw_fermion_pp	0x15150	su3_rmd	21,156	21,156	26,444	9,948	11,882	11,709	16,040	16,107	11,133	6	27,959	4
eo_fermion_force_3f	0x13972	su3_rmd	0	0	0	0	0	0	0	0	0	3	0	
eo_fermion_force_3f	0x138E7	su3_rmd	0	0	0	0	0	0	0	0	0	1	0	
eo_fermion_force_3f	0x137F3	su3_rmd	0	0	0	0	0	0	0	0	0	2	0	
dslash_fn_on_temp_s...	0xC044	su3_rmd	8,870	8,870	20,017	733	2,167	2,217	592	583	1,873	1	22,164	1
add_3f_force_to_mo...	0x14842	su3_rmd	16,839	16,839	28,255	3,984	6,240	5,866	4,806	4,775	1,837	6	36,652	3,9
u_shift_hw_fermion_np	0x16A4E	su3_rmd	7,253	7,253	9,046	3,136	3,882	3,915	5,249	5,232	3,688	5	9,621	1
imp_gauge_force	0x11AC8	su3_rmd	3,621	3,621	3,539	1,418	2,171	2,223	1,843	1,820	1,752	0	5,067	3
eo_fermion_force_3f	0x12768	su3_rmd	3,543	3,543	5,576	355	1,017	1,097	407	374	783	0	8,081	
<unknown(s)>	0x0	vmlinux	4,613	2,268	2,136	599,612	458,805	731,810	1,102	713	416	85,098	4,003	2
add_3f_force_to_mo...	0x16144	su3_rmd	6,414	6,414	11,425	1,269	2,158	2,077	1,462	1,476	808	2	14,722	1,7
add_3f_force_to_mo...	0x170EE	su3_rmd	4,441	4,441	8,076	822	1,403	1,337	951	932	450	0	10,444	8
declare_strided_gather	0x73F4	su3_rmd	783	783	1,815	198	167	125	30	32	115	48	1,791	
load_longlinks	0x5150	su3_rmd	410	410	262	224	289	296	348	349	214	0	375	
add_3f_force_to_mo...	0x157F2	su3_rmd	1,434	1,434	2,549	278	452	459	313	315	122	0	3,294	2
dslash_fn	0x8388	su3_rmd	470	470	576	158	266	268	185	186	237	0	629	
grsource_imp	0xED88	su3_rmd	260	260	123	134	219	208	251	249	181	0	152	
update	0xA40A	su3_rmd	156	156	97	85	119	109	134	134	99	0	144	



# Set the Granularity to LOOPS

The screenshot shows the Intel(R) Performance Tuning Utility interface. The main window displays a performance table for the module 'su3\_rmd'. The table columns include Address, Function, Module, CPU, INST, UO, UOP, MEM, RAT, RES, UOPS, RE, ME, R, M, and B. The 'Granularity' dropdown menu is highlighted with a red circle and is set to 'Loop'. Below the table, there are tabs for 'Experiment Summary', 'Console', and 'Advanced Profile Info'. The console output shows the workload stopped at 04/29/2010 04:28:53 PM.

Address	Function	Module	CPU...	CPU...	INST...	UO...	UOP...	UOP...	MEM...	RAT...	MEM...	RES...	UOPS...	RE...	ME...	R...	M...	M	B...
0x58CB	path_product	su3_rmd	24,831	24,831	28,709	9,642	14,925	15,259	19,207	12,587	19,177	13,840	29,465	988	1,829	391	300	1	472
0x153F2	u_shift_hw_fermion_pp	su3_rmd	15,775	15,775	13,503	9,645	11,032	10,813	15,802	10,607	15,876	10,432	14,700	332	519	0	17	0	75
0x15425	u_shift_hw_fermion_pp	su3_rmd	12,943	12,943	5,720	9,473	10,673	10,328	15,644	10,064	15,707	10,042	6,413	297	493	0	3	0	55
0x15425	u_shift_hw_fermion...	su3_rmd	12,943	12,943	5,720	9,473	10,673	10,328	15,644	10,064	15,707	10,042	6,413	297	493	0	3	0	55
0x1551C	u_shift_hw_fermion_pp	su3_rmd	2,341	2,341	6,823	46	196	294	0	384	0	248	7,182	30	0	0	0	0	20
0x154FB	u_shift_hw_fermion_pp	su3_rmd	138	138	252	28	35	48	35	20	33	27	377	2	5	0	3	0	0
0x153F2	u_shift_hw_fermion_pp	su3_rmd	293	293	504	98	127	143	123	125	136	115	546	3	21	0	11	0	0
0x155F3	u_shift_hw_fermion_pp	su3_rmd	60	60	204	0	1	0	0	14	0	0	182	0	0	0	0	0	0
0x3F57	compute_gen_staple	su3_rmd	13,933	13,933	14,919	5,835	8,801	8,090	10,393	8,907	10,424	7,635	15,149	346	1,117	0	229	0	190
0x148BA	add_3f_force_to_mo...	su3_rmd	16,838	16,838	28,255	3,983	6,239	5,865	4,806	4,876	4,775	1,837	36,651	3,942	399	0	60	0	37
0x4BD8	compute_gen_staple	su3_rmd	8,039	8,039	8,961	2,702	4,882	4,795	5,384	4,370	5,417	4,542	9,775	148	580	0	17	0	101
0x3985	compute_gen_staple	su3_rmd	6,954	6,954	7,885	2,133	4,206	4,225	4,601	3,454	4,558	3,993	8,043	160	549	0	24	0	131
0x43CA	compute_gen_staple	su3_rmd	3,074	3,074	2,083	1,232	2,044	2,008	1,435	1,707	1,458	1,698	3,087	259	23	0	16	0	13
0x16CE8	u_shift_hw_fermion_np	su3_rmd	5,273	5,273	4,576	3,023	3,565	3,585	5,194	3,469	5,181	3,398	5,021	142	133	0	1	0	32
0x151A5	u_shift_hw_fermion_pp	su3_rmd	5,374	5,374	12,940	299	841	888	231	1,387	231	699	13,257	68	44	0	82	0	22
0xD0E1	dslash_fn_on_temp_s...	su3_rmd	4,018	4,018	9,453	295	977	1,018	285	675	282	848	10,000	80	23	0	162	0	18
0x11B30	imp_gauge_force	su3_rmd	3,621	3,621	3,540	1,418	2,171	2,224	1,843	725	1,820	1,753	5,067	377	621	7	30	1	35
0x13015	eo_fermion_force_3f	su3_rmd	3,476	3,476	5,538	321	956	1,039	345	289	316	769	8,025	2	258	160	101	1	29
0xC432	dslash_fn_on_temp_s...	su3_rmd	3,753	3,753	9,441	249	633	755	139	462	144	643	10,198	64	36	3	10	0	26
0x57CD	path_product	su3_rmd	1,189	1,189	513	762	980	918	1,994	838	2,024	607	702	331	146	1	0	0	21



# Get Tuning Advice for the Selected Event/Ratio: Highlighting the Event Row Enables Explanation

The screenshot displays the Intel(R) Performance Tuning Utility interface. The main window shows a table of performance metrics for various functions. The 'Advanced Profile Info' window is open, showing details for the function 'compute\_gen\_staple - quark\_stuff4.c'. The 'Explain' button in the 'Advanced Profile Info' window is circled in red.

Function	RVA	Module	CP...	CPU...	INST...	UOPS...	UOPS...	UOPS...	MEM...	RAT...	RES...	MEM...	UOP...	RE...
compute_gen_staple	0x376A	su3_rmd	32,722	32,722	35,237	16,111	14,930	18,352	10,787	19,912	20,074	23,366	38,044	1,...
<unknown(s)>	0x0	vmlinux-2.6.1...	32,309	25,071	3,485	467,123	368,591	598,992	91,156	324	598	417	9,120	...
path_product	0x56BE	su3_rmd	26,927	26,927	30,323	12,888	20,264	8,690	13,485	15,118	15,902	24,046	31,383	2,1...
u_shift_hw_fermlon_pp	0x15150	su3_rmd	20,824	20,824	26,474	10,505	11,551	11,110	12,587	13,139	12,267	16,609	27,882	...
add_3f_force_to_mo...	0x14842	su3_rmd	15,914	15,914	28,241	3,675	6,980	5,761	1,903	5,006	1,804	5,009	36,479	4,...
dslash_fn_on_temp_s...	0xC044	su3_rmd	8,415	8,415	20,048	793	2,547	2,136	509	1,838	1,983	721	22,081	...
u_shift_hw_fermlon_np	0x16A4E	su3_rmd	7,101	7,101	9,051	3,737	4,002	3,713	4,010	4,437	4,014	5,435	9,488	...
add_3f_force_to mo	0x16144	su3_rmd	5,976	5,976	11,389	1,285	2,394	2,043	695	1,662	774	1,540	14,674	1,...

Event	Samples	Events	Issue
CPU_CLK_UNHALTED.THREAD	32,722	65,444,000,000	Hot Function = 0.1919
INST_RETIRED.ANY	35,237	70,474,000,000	Clocks per Instructions Retired - CPI = 0.9286
UOPS_EXECUTED.CORE_STALL_CYCLES	16,111	32,222,000,000	Execution Stall Cycles = 0.4924
UOPS_RETIRED.STALL_CYCLES	14,930	29,860,000,000	Retirement Stall Cycles = 0.4563
RESOURCE_STALLS.RS_FULL	20,074	40,148,000,000	RS Full = 0.6135
MEM_UNCORE_RETIRED.LOCAL_DRAM	23,366	233,660,000	LLC load driven misses - local dram = 0.5356
MEM_LOAD_RETIRED.LLC_MISS	10,787	107,870,000	LLC load driven misses = 0.3297
RAT_STALLS.ROB_READ_PORT	19,912	39,824,000,000	Rob read port Stall Cycles = 0.6085
UOPS_RETIRED.ANY	38,044	76,088,000,000	Ucode Retired = 0.0797

# Get Tuning Advice for the Selected Event/Ratio: Highlighting the Event Row Enables Explanation

**Intel(R) Performance Tuning Utility - Loop Analysis with Call Sites (2009-01-05-12-51-57)**

**Function:** compute\_gen\_staple

**Event:** MEM\_LOAD\_RETIRED.LLC

**Explain:**

Long latency loads can dominate the performance of an application. Reducing the effective latency can be accomplished by a variety of techniques including data blocking, to keep cachelines closer to the core (in cache), changing data layout or access patterns, to enhance hardware prefetching efficiency and explicit software prefetch instruction usage. The number of possibilities is almost limitless. What follows is a short discussion of a few more common issues. Nested loops: HW prefetching is driven by the access pattern of the inner loop for the most part. If there are address discontinuities at the termination of the inner loop, (large strides induced by changes in outer loop index) then long latency loads are likely at the change. This is perhaps most easily solved by using SW prefetches executing several outer loop index values ahead. If inner and outer loop indexes going in opposite directions this can cause this discontinuities even when the entire address space is being accessed. Simply reversing the direction of one of the loops is usually the simplest solution. Indirectly accessed data: Consider an access of Data[address[loop\_index]] address is accessed sequentially and will be effectively prefetched by the HW prefetcher. Data will not. By far the simplest solution is to use SW prefetches, but the prefetch distance (as defined by the value of loop\_index\_pref is set to loop\_index + pref\_distance) is dependent on the latency and the time per iteration of the loop (after correcting for the latency) approximately pref\_dist is set to latency/ideal\_cycles\_per\_iteration. If the ideal\_cycles/iteration is very small there may be little that can be gained as the Reservation Station will be able to do the prefetching by itself. For example a simple gather loop does not improve when SW prefetches are added. Further in such cases it is important to organize the data so that the fewest number of cachelines and thus SW prefetches are needed. Arrays of large structures: Looping over arrays of large structures, while using only a fraction of the structure components can result in discontinuous strides which defeat the HW prefetchers. In such cases not only will the HW prefetchers not prefetch the desired cachelines but they can pollute the caches by prefetching unused cachelines. The use of SW prefetches can overcome the first issue and lower the latency. The best solution is to split the large structures into parallel structures and thus parallel arrays, defined by the applications use. The Array of Structure histograms and the event filtering capabilities in PTU were designed for exactly this purpose and are recommended. Pointer chasing: Structure access by pointer chasing (mystruc is set to mystruc->next) is a very common data access coding style. It results in assembly instructions that look like: mov register [register+const]. Thus are fairly easy to recognize even when there is no source nor symbolic information. In most cases there is little that can be done. Hyperthreading is usually effective for applications whose performance is limited by the resulting latency associated with pointer chasing. If the linked list is stable over repeated accesses then it is highly advised to switch to an indirect address array, which can be prefetched with Software prefetch instructions. This being one of the few

**Eclipse Platform**

...	UOPS...	MEM...	RAT...	RES...	MEM...	UOP...	RE...
330	18,352	10,787	19,912	20,074	23,366	38,044	1,...
591	598,992	91,156	324	598	417	9,120	...
264	8,690	13,485	15,118	15,902	24,046	31,383	2,1...
551	11,110	12,587	13,139	12,267	16,609	27,882	...
980	5,761	1,903	5,006	1,804	5,009	36,479	4,...
547	2,136	509	1,838	1,983	721	22,081	...
002	3,713	4,010	4,437	4,014	5,435	9,488	...
394	2,043	695	1,662	774	1,540	14,674	1,...

**Explain**

retired - CPI = 0.9286

0.4924

= 0.4563

local dram = 0.5356

= 0.3297

s = 0.6085

# Differences of EBS Measurements

- Intel® PTU supports an analysis of differences of experiments
- This requires
  - Event names must be the ~same
  - Load Modules have the same names
    - They can be the same, with data taken on different machines
    - They can be different but built from the same source
      - Allowing differences to be analyzed down to source view
    - They can be completely different (sources and binaries)
      - PTU will compare functions with the same names for modules with the same names
- Identify compiler differences/regressions
- Multi core scaling

**For perfect scaling and identical work,  
total event counts, summed over cores,  
will be equal**

# Data blocked 2X2 unrolled Matrix Multiply compiled at -O2 (Binary = o2\matrix\_blk2.exe) Cycle\_Usage Profile

The screenshot displays the Intel(R) Performance Tuning Utility interface. The main window shows a table of cycle usage profiles for various functions. The 'multiply\_d' function in 'matrix\_blk2.exe' is the most prominent, with a cycle count of 108. Other functions include 'ExRaiseStatus', 'VS\_InstanceInit', 'ZwYieldExecution', 'VScan\_ReLoadData', 'init\_arr', 'KiDispatchInterrupt', and several 'Allocate\_Inspector\_Memory' calls.

Function	Module	B..T	CP...	IN...	M.	R.	RS...
<b>multiply_d</b>	<b>matrix_blk2.exe</b>	<b>108</b>	<b>7,434</b>	<b>9,669</b>	<b>8</b>	<b>7</b>	<b>416</b>
ExRaiseStatus	ntkrnlpa.exe	19	117	58	2	5	52
VS_InstanceInit	mcsan32.dll	17	252	436	3	6	42
ZwYieldExecution	ntkrnlpa.exe	15	50	5	0	2	26
VScan_ReLoadData	mcsan32.dll	6	184	236	0	0	53
init_arr	matrix_blk2.exe	4	12	7	0	0	4
KiDispatchInterrupt	ntkrnlpa.exe	3	39	2	0	4	4,541
<unknown(s)>	win32k.sys	3	15	3	0	0	11
<unknown(s)>	mfeapfk.sys	2	113	178	0	0	15
<unknown(s)>	<unknown(s)32>	2	13	6	0	2	5
KfAcquireSpinLock	hal.dll	2	2	1	0	0	1
KeAcquireInStackQueuedSpinLock	hal.dll	1	31	10	0	0	9
KeReleaseQueuedSpinLock	hal.dll	1	30	10	0	0	16
Allocate_Inspector_Memory	engine.dll	1	19	22	0	1	15

Below the table, the 'Experiment Summary' tab is active, showing application details and event-based sampling data.


Application: C:\mini\_app\_old\matrix\_mult\block\o2\matrix\_blk2.exe  
 Work Directory: C:\mini\_app\_old\matrix\_mult\block\o2

Processor: Intel(R) Core(TM)2 CPU T7200 @  
 Frequency: 1.99 Ghz  
 L2 Cache Size: 4096

Event Based Sampling: 28,187 samples

- INST\_RETIRED.ANY: 10,612 samples x 2000000 = 21,224,000
- RESOURCE\_STALLS.BR\_MISS\_CLEAR: 405 samples x 2000000 = 810,000,000
- MEM\_LOAD\_RETIRED.L2\_LINE\_MISS: 25 samples x 2000000 = 50,000,000 ev
- RS\_UOPS\_DISPATCHED.CYCLES\_NONE: 37 samples x 2000000 = 74,000,000 ev
- CPU\_CLK\_UNHALTED.CORE: 12 samples x 100000 = 1,200,000 ever
- BUS\_TRANS\_BURST.SELF: 3 samples x 100000 = 300,000 events (
- MEM\_LOAD\_RETIRED.L2\_LINE\_MISS: 620 samples x 2000000 = 1,240,000,000
- INST\_RETIRED.ANY: 7,297 samples x 2000000 = 14,594,000
- MEM\_LOAD\_RETIRED.L2\_LINE\_MISS: 8,182 samples x 2000000 = 16,364,000
- INST\_RETIRED.ANY: 776 samples x 2000000 = 1,552,000,000
- MEM\_LOAD\_RETIRED.L2\_LINE\_MISS: 152 samples x 100000 = 15,200,000 ev
- INST\_RETIRED.ANY: 66 samples x 100000 = 6,600,000 ever

# Data blocked 2X2 unrolled Matrix Multiply compiled at -O3 -QxT (Binary = xt\matrix\_blk2.exe) Cycle\_Usage Profile





# Differences of Samples

## Differences in Cycles Shown in msec to Correct for Comparison of Machines at Different Frequencies


The screenshot displays the Intel(R) Performance Tuning Utility interface. The main window shows a table of function samples sorted by time. A red circle highlights the 'Time(...)' column for the 'multiply\_d' function, which has a value of 1,789,224. The table also shows other functions like '<unknown(s)>' and 'VS\_InstanceInit' with their respective cycle counts and module names.

Function	Module	Count	Time(...)	M.	R.	RS...
multiply_d	matrix_blk2.exe	23	1,789,224	19	3	0
<unknown(s)>	mfeavfk.sys	1	62,183	116	0	0
VS_InstanceInit	mcsan32.dll	8	2,355	61	3	2
PGPCheckKeyRingSigs	firecore.dll	0	50.14	50	0	0
SetWin32SecurityDescriptorFromSD	cimwin32.dll	0	14.041	43	0	0
READ_PORT_UCHAR	hal.dll	0	10.03	0	0	1
init_arr	matrix_blk2.exe	1	7.02	1	0	0
<unknown(s)>	<unknown(s)32>	1	7.018	5	0	2
<unknown(s)>	win32k.sys	-1	7.018	2	0	-2
<unknown(s)>	ntfs.sys	1	6.018	2	0	3
FindActCtxSectionGuid	kernel32.dll	0	5.015	10	0	0
<unknown(s)>	mfeavfk.sys	0	4.013	4	0	0
<unknown(s)>	hal.dll	0	4.012	0	0	0
wcsncpy	ntdll.dll	0	4.012	0	0	0

The bottom section of the screenshot shows the 'Experiment Summary' tab, which provides details about the application being analyzed, the processor, and the sampling events. The application is 'matrix\_blk2.exe' running on an Intel(R) Core(TM)2 CPU T7200 @ 1.99 Ghz. The sampling events include 'Event Based Sampling' (28,187 samples), 'INST\_RETIRED.ANY' (10,612 samples x 200,000 = 2,122,400), 'RESOURCE\_STALLS.BR\_MISS\_CLEAR' (25 samples x 200,000 = 5,000,000 ev), 'MEM\_LOAD\_RETIRED.L2\_LINE\_MISS' (12 samples x 100,000 = 1,200,000 ever), 'RS\_UOPS\_DISPATCHED.CYCLES\_NONE' (620 samples x 200,000 = 1,240,000,000), 'CPU\_CLK\_UNHALTED.CORE' (8,182 samples x 200,000 = 16,364,000), and 'BUS\_TRANS\_BURST.SELF' (152 samples x 100,000 = 15,200,000 ev).

# Drill down by Double Click on Function to Source in difference view

- It is likely to ask where to find the source file



# Same Source can Display Difference per Source Line

The screenshot displays the Intel(R) Performance Tuning Utility interface. The main window shows the source code for 'multiply\_t2j2j\_blk.c' with a performance table overlaid on it. The table columns are: L.., Source, B..., Tim..., INS..., M.., R..., and RS... The source code includes variable declarations, a transpose function, and a main loop with nested for loops. The performance table shows metrics for various lines of code, such as line 12 (for(k=0;k<NUM;k++)) with 4 B..., 5 Tim..., 4 INS..., 1 M.., 1 R..., and 10 RS... values.

L..	Source	B...	Tim...	INS...	M..	R...	RS...
6	{						
7	int i,j,k,ii,jj,numi,numj;						
8	int i2,j2,numi2,numj2;						
9	double temp;						
10	//transpose b						
11	for(i=0;i<NUM;i++) {						
12	for(k=0;k<NUM;k++) {	4	5	4			10
13	T[i][k] = b[k][i];	-1	-15			1	-11
14	}						
15	}						
16	numi = 256;						
17	numj = 16;						
18							
19	for(ii = 0; ii<NUM; ii+=numi){						
20	for(jj = 0; jj<NUM; jj+=numj){						
21							
22	for(i=ii; i<ii+numi-1; i+=2) {						
23	for(j=jj; j<jj+numj-1; j+=...		-3	-4			1
24	for(k=0; k<NUM; k++) {	-5	134	153			23
25	c[i][j] = c[i][j]...	3	241	-490	1	1	46
26	c[i+1][j] = c[i+1]...	-17	546	362	2		36
27							
28	c[i][j+1] = c[i][j+1]...	-5	516	155		-1	29
29	c[i+1][j+1] = c[i+1][j+1]...	-2	364	-199		-1	29
30							
31							
32	}						

# Shift Right click to Highlight a Region and Display Subtotal at the Bottom

The screenshot shows the Intel(R) Performance Tuning Utility interface. The main window displays a C++ source file named 'multiply\_t2i2j\_blk.c'. A region of code is highlighted in blue, spanning lines 24 to 29. Below the code editor, a summary table is displayed, showing the total selected for the highlighted region.

L..	Source	B...	Tim...	INS...	M..	R...	RS...
6	{						
7	int i,j,k,ii,jj,numi,numj;						
8	int i2,j2,numi2,numj2;						
9	double temp;						
10	//transpose b						
11	for(i=0;i<NUM;i++) {						
12	for(k=0;k<NUM;k++) {	4	5	4			10
13	T[i][k] = b[k][i];	-1	-15			1	-11
14	}						
15	}						
16	numi = 256;						
17	numj = 16;						
18							
19	for(ii = 0; ii<NUM; ii+=numi){						
20	for(jj = 0; jj<NUM; jj+=numj){						
21							
22	for(i=ii; i<ii+numi-1; i+=2) {						
23	for(j=jj; j<jj+numj-1; j+...			-3	-4		1
24	for(k=0; k<NUM; k++) {	-5	134	153			23
25	c[i][j] = c[i][j]...	3	241	-490	1	1	46
26	c[i+1][j] = c[i+1...	-17	546	362	2		36
27							
28	c[i][j+1] = c[i][...	-5	516	155		-1	29
29	c[i+1][j+1] = c[i...	-2	364	-199		-1	29
30							
31							
32	}						
<b>Total Selected:</b>		<b>-26</b>	<b>1,801</b>	<b>-19</b>	<b>3</b>	<b>-1</b>	<b>163</b>

# Select "Assembly (1<sup>st</sup> Exp.)"

## Only Contributing Basic Blocks are Displayed

The screenshot displays the Intel(R) Performance Tuning Utility interface. The main window shows the source code for `multiply_t2j_blk.c` with several lines highlighted in grey, indicating they are selected. The assembly view on the right shows the corresponding instructions for these selected lines, grouped into basic blocks. The assembly view is titled "multiply\_d+065h:" and "multiply\_d+0a4h:". The assembly instructions include `mov`, `shl`, `add`, `lea`, `mov`, `shl`, `add`, `fld`, and `mov`.

L..	Source	B...	Tin
6	{		
7	int i,j,k,ii,jj,numi,numj;		
8	int i2,j2,numi2,numj2;		
9	double temp;		
10	//transpose b		
11	for(i=0;i<NUM;i++) {		
12	for(k=0;k<NUM;k++) {	4	
13	T[i][k] = b[k][i];	-1	
14	}		
15	}		
16	numi = 256;		
17	numj = 16;		
18			
19	for(ii = 0; ii<NUM; ii+=numi){		
20	for(jj = 0; jj<NUM; jj+=numj){		
21			
22	for(i=ii; i<ii+numi-1; i+=2) {		
23	for(j=jj; j<jj+numj-1; j+=2) {		
24	for(k=0; k<NUM; k++) {	-5	
25	c[i][j] = c[i][j]...	3	
26	c[i+1][j] = c[i+1]...	-17	
27			
28	c[i][j+1] = c[i][j+1]...	-5	
29	c[i+1][j+1] = c[i+1][j+1]...	-2	
30			
31			

Address	L..	Assembly (1st exp.)
▼ Block 9 multiply_d+065h:		
0x1435	25	mov ecx, DWORD PTR [esp+034h];
0x1439	25	mov DWORD PTR [esp+08h], ebp
0x143D	25	mov esi, ebp
0x143F	25	mov DWORD PTR [esp+04h], eax
0x1443	25	shl esi, 0x6h
0x1446	25	add esi, ebp
0x1448	25	mov DWORD PTR [esp], edx
0x144B	25	shl esi, 0x7h
0x144E	25	lea ecx, DWORD PTR [ecx+esi]
0x1451	25	add esi, DWORD PTR [esp+02ch];
0x1455	25	mov DWORD PTR [esp+0ch], ecx
0x1459	25	mov ebp, ecx
0x145B	25	mov ecx, edi
0x145D	25	shl ecx, 0x6h
0x1460	25	add ecx, edi
0x1462	25	shl ecx, 0x7h
0x1465	25	add ecx, DWORD PTR [esp+038h];
0x1469	25	mov DWORD PTR [esp+010h], ecx
0x146D	25	mov edx, ecx
0x146F	25	mov ecx, edi
0x1471	25	shl ecx, 0x3h
▼ Block 10 multiply_d+0a4h:		
0x1474	24	mov eax, -0x400
▼ Block 11 multiply_d+0a9h:		
0x1479	25	fld QWORD PTR [esi+eax*8+020]

Total Selected: -26 1,80

Total Selected (40 instructions):

# Select "Assembly (2nd Exp.)"

## Only Contributing Basic Blocks are Displayed Now for BOTH Binaries

The screenshot shows the Intel(R) Performance Tuning Utility interface. The main window displays assembly code for the 'multiply\_t2i2j\_blk.c' file. The 'Assembly (2nd exp.)' tab is selected, showing a table of instructions with columns for Line (L..), Source, Branch (B...), Timing (Tim...), Instructions (INS...), Memory (M..), Registers (R...), and Registers Selected (RS...).

L..	Source	B...	Tim...	INS...	M..	R...	RS...
22	for(i=ii; i<ii+numi-1; i+=2) {						
23	for(j=jj; j<jj+numj-1; j+...			-3	-4		1
24	for(k=0; k<NUM; k++) {			-5	134	153	23
25	c[i][j] = c[i][j]...			3	241	-490	1 1 46
26	c[i+1][j] = c[i+1]...			-17	546	362	2 36
27							
28	c[i][j+1] = c[i][j]...			-5	516	155	-1 29
29	c[i+1][j+1] = c[i+1]...			-2	364	-199	-1 29
30							
<b>Total Selected:</b>				<b>-26</b>	<b>1,801</b>	<b>-19</b>	<b>3 -1 163</b>

Below the main table, two panels show detailed views of selected basic blocks:

- Block 9 (multiply\_d+065h):** Contains 12 instructions starting with 'mov ecx, DWORD PTR [esp+034h]' and ending with 'mov ecx, edi'. Total Selected: 40 instructions.
- Block 10 (multiply\_d+014fh):** Contains 5 instructions starting with 'movsd xmm3, MMWORD PTR [esi]' and ending with 'movsd xmm5, MMWORD PTR [ebx+edi]'. Total Selected: 23 instructions.
- Block 11 (multiply\_d+016dh):** Contains 5 instructions starting with 'movsd xmm4, MMWORD PTR [edi+edi]' and ending with 'addsd xmm2, xmm5'. Total Selected: 23 instructions.



# Export Selected Source and the Contributing Basic Blocks from Both Binaries to a Single CSV Spread Sheet

## Instant Compiler Regression Bug Report

The screenshot shows the Intel Performance Tuning Utility interface. The main window displays source code for a C program with a table of performance metrics. A context menu is open over the source code, offering options like 'Export to CSV File...', 'Copy to Clipboard', and 'Export selected source and associated basic blocks...'. Below the source code, two assembly block views are shown, each with its own table of metrics.

L..	Source	B...	Tim...	INS...	M...	R...	RS...
22	for(i=ii; i<ii+numi-1; i+=2) {						
23	for(j=jj; j<jj+numj-1; j+...			-3	-4		1
24	for(k=0; k<NUM; k++) {	-5	134	153			23
25	c[i][j] = c[i][j]...	3	241	-490	1	1	46
26	c[i+1][j] = c[i+1]...	-17	546	362	2		36
27							
28	c[i][j+1] = c[i][...]...	-5	516	155		-1	29
29	c[i+1][j+1] = c[i]...	-2	364	-199		-1	29
30							
31							
<b>Total Selected:</b>		<b>-26</b>	<b>1,801</b>	<b>-19</b>	<b>3</b>	<b>-1</b>	

Address	L..	Assembly (1st exp.)	BU...	Time(...)	INST...	M...	R...	F...
<b>Block 9</b>								
<b>multiply_d+065h:</b>								
0x1435	25	mov ecx, DWOR...			1			
0x1439	25	mov DWORD PTR...						
0x143D	25	mov esi, ebp						
0x143F	25	mov DWORD PTR...						
0x1443	25	shl esi, 0x6h						
0x1446	25	add esi, ebp						
0x1448	25	mov DWORD PTR...						
0x144B	25	shl esi, 0x7h						
0x144E	25	lea ecx, DWOR...						
0x1451	25	add esi, DWOR...						
0x1455	25	mov DWORD PTR...						
0x1459	25	mov ebp, ecx						
0x145B	25	mov ecx, edi						
0x145D	25	shl ecx, 0x6h						
0x1460	25	add ecx, edi						
<b>Total Selected (18 instructio...</b>		<b>92</b>	<b>7,404</b>	<b>9,650</b>	<b>5</b>	<b>5</b>	<b>38</b>	


Address	L..	Assembly (2nd exp.)	BU...	Time(...)	INST...	M...	R...	
<b>Block 10</b>								
<b>multiply_d+014fh:</b>								
0x151F	25	movsd xmm3, MMWO...	1	22	9	1		
0x1523	26	movsd xmm2, MMWO...		14	7	1		
0x152B	28	movsd xmm1, MMWO...	1	7	1			
0x1530	29	movsd xmm0, MMWO...		1				
0x1538	29	mov edx, -0x400						
<b>Block 11</b>								
<b>multiply_d+016dh:</b>								
0x153D	25	movsd xmm4, MMWO...	9	560	899			
0x1546	25	mulsd xmm4, MMWO...	8	90	104	2		
0x154F	25	addsd xmm3, xmm4	5	295	453	2		
0x1553	25	movsd MMWORD PTR...	3	453	874			
0x1557	26	movsd xmm5, MMWO...	16	481	952			
0x1560	26	mulsd xmm5, MMWO...	5	45	51			
0x1569	26	addsd xmm2, xmm5	8	97	126			
0x156D	26	movsd MMWORD PTR...	11	463	752			
0x1575	28	movsd xmm6, MMWO...	8	528	860			
<b>Total Selected (1 instruction):</b>		<b>5</b>	<b>45</b>	<b>51</b>				




# Measuring non parallel execution

- With turbo enabled, non parallel execution will result in a frequency boost to the core executing the serial code
- The serial functions can be identified using the filtering capability of the over time display

# Single threaded execution with turbo boost enabled



# Zoom in on frequency multiplier select range and filter up



# Source View Shows what is Executed

The screenshot displays the Intel(R) Performance Tuning Utility interface. The top pane shows the source code for `quark_stuff4.c` with line numbers 1939 to 1948. The middle pane shows the assembly code for the selected lines, with instructions like `add r13, rdx`, `lea r12, QWORD PTR [r10+r8]`, and `movaps xmm6, xmm5`. The bottom pane shows a control graph with blocks representing code blocks, with Block 12 highlighted in red. A green arrow points from the assembly view to Block 12 in the control graph.

Line	Source	CPU_C...	INST_...	BR_I...	CPU_C...
1939	FORALLSITES(i,s)	88	79	766	88
1940	mult_su3_mat_hwvec_for_inline...	4,505	12,886	2,661	4,505
1941	)				
1942	else /* backward shift */				
1943	{				
1944	FORALLSITES(i,s)	50	177	502	50
1945	mult_adj_su3_mat_hwvec(&(s->1...	14,277	13,301	2,932	14,277
1946	)				
1947					
1948	if(*ntag == NULL)				

Address	Line	Assembly	CPU_C...	INST_...	BR...
0x1541B	1945	add r13, rdx	45	160	
0x1541E	1945	lea r12, QWORD PTR [r10+r8]			
0x15422	1945	xor r14d, r14d			
<b>Block 12 1...</b>					
0x15425	1945	movaps xmm6, xmm5	75	43	
0x15428	1945	movaps xmm8, xmm4	39	148	
0x1542C	1945	movaps xmm12, xmm3			
0x15430	1945	movaps xmm2, xmm2			
0x15434	1945	movaps xmm5, xmm0	69	86	
0x15438	1945	movss xmm7, DWORD PTR [r14+r13]	35	156	

Total Selected:	14,277	13,301	2,932	14,277	
-----------------	--------	--------	-------	--------	--

Total Selected (1 instruction):	75	43	1,2		
---------------------------------	----	----	-----	--	--

This is Vectorized



# Cmp in Blk 15 Controls Loop, Comparing R8 and R11. R8 increments by 48 (30H)

The screenshot displays the Intel(R) Performance Tuning Utility interface. The top window shows the assembly code for a loop, with instructions 1945-1949 highlighted. The assembly code is as follows:

Address	Line	Assembly	CPU_C...	INST...	BR
0x155DE	1945	movss DWORD PTR [r14+r12+01c...	91	301	
0x155E5	1945	add r14, 08h	134	518	
0x155E9	1945	cmp r14, 018h	1	1	
0x155ED	1945	jnge Block 14		1	
<b>Block 15</b>					
0x155F3	1944	add r8, 030h	48	177	
0x155F7	1944	add rax, 08h	10	59	
0x155FB	1944	add rdx, 0468h	37	110	
0x15602	1944	cmp r8, r11	1	8	
0x15605	1944	jnge Block 11			

Two red arrows point to the `add r8, 030h` and `cmp r8, r11` instructions. Below the assembly code, a control graph shows the flow of execution between various blocks. Block 15 (Line 1944) is highlighted in red, and its flow leads to Block 11 (Line 1945).

The bottom of the window shows the 'Experiment Summary' and 'Console' tabs, with 'Advanced Profile Info' checked.

# Register Values Collected with Precise Event Br\_inst\_retired.all\_branches in Blk 11 Yield Values for R11 (14 samples)

The screenshot displays the Intel(R) Performance Tuning Utility interface. The main window shows a table of instructions with the following columns: Address, Line, Assembly, CPU\_C..., INST..., BR\_INST\_RETIRED.ALL\_BRANCHES, and CPU... The table is filtered for the event 'CPU\_CLK\_UNHALTED.THREAD'. A red circle highlights the value '14' in the 'BR\_INST\_RETIRED.ALL\_BRANCHES' column for Block 11.

Address	Line	Assembly	CPU_C...	INST...	BR_INST_RETIRED.ALL_BRANCHES	CPU...		
0x153E3	1945	movsxd r15, r15d						
0x153E6	1945	lea r15, QWORD PTR [r15+r15*8]						
0x153EA	1945	lea r11, QWORD PTR [r11+r11*2]						
0x153EE	1945	shl r11, 04h						
<b>Block 11</b>								
0x153F2	1945	mov rsi, QWORD PTR [rax+rdi]	274	555	14			
0x153F6	1945	movss xmm5, DWORD PTR [rsi]	50	152	14			
0x153FA	1945	movss xmm4, DWORD PTR [rsi+04h]	16	6				
0x153FF	1945	movss xmm3, DWORD PTR [rsi+08h]	70	37				
0x15404	1945	movss xmm2, DWORD PTR [rsi+0ch]	1	2				
			41	149				
<b>Total Selected:</b>			<b>14,</b>	<b>Total Selected (11 instructions):</b>	<b>274</b>	<b>555</b>	<b>14</b>	<b>2</b>

The control graph below the table shows various blocks (Block 10, Block 11, Block 12, Block 13, Block 14, Block 15, Block 18, Block 19, Block 26, Block 27, Block 40, Block 41, Block 42, Block 43, Block 53, Block 54, Block 55) connected by arrows, representing the flow of execution. Block 11 is highlighted in red in the graph, corresponding to the highlighted row in the table.

# Select the Asm Line, Right Click and Show Register Statistics

The screenshot displays the Intel(R) Performance Tuning Utility interface. The top window shows the source code for 'quark\_stuff4.c'. The middle window displays assembly instructions with a table of statistics. The bottom window shows a control graph with various blocks and lines.

Address	Line	Assembly	CPU_C...	INST_...	BR_INST_RETIRE...	CPU...
0x153E3	1945	movsxd r15,r15d				
0x153E6	1945	lea r15,QWORD PTR [r15+r15*8]				
0x153EA	1945	lea r11,QWORD PTR [r11+r11*2]				
0x153EE	1945	shl r11,04h				
▼ Block 11 1...			274	555		14
0x153F0	1945	mov rax,QWORD PTR [rax+rdi]	50	152		14
0x153F3	1945	mov rsi,QWORD PTR [rsi]	16	6		
0x153F6	1945	mov rsi,QWORD PTR [rsi+04h]	70	37		
0x153F9	1945	mov rsi,QWORD PTR [rsi+08h]	1	2		
0x15402	1945	mov rsi,QWORD PTR [rsi+0ch]	41	149		
Instruction):			50	152		14

The control graph shows a flow of execution blocks. Block 11 (Line 1945) is highlighted in red, and a context menu is open over it with the option 'Show registers values statistics' selected. Other blocks include Block 10, Block 12, Block 13, Block 14, Block 15, Block 18, Block 19, Block 26, Block 27, Block 40, Block 41, Block 42, Block 43, Block 53, Block 54, and Block 55.

# Tripcount is constant (min=max=avg, rms=0) and Equals $786432/48 = 16384$ Which is the 4-Dim Lattice size for this Problem

The screenshot displays the Intel(R) Performance Tuning Utility interface. A 'Registers Stats' dialog box is open, showing a table of register statistics. The 'Total Selected' row is circled in red, indicating a constant tripcount of 786432. Below the dialog, a control flow graph shows various code blocks and their interconnections.

Name	Min	Max	Average	Std. Dev
rax	10112	130952	74449	42080
rbx	442533120	443450736	443066835	344925
rcx	4	7	5	1
rdx	47519491776912	47519508815352	47519500848529	5933300
rsi	453042848	459092256	456269140	1786479
rdi	442533120	443450736	443010654	287229
rbp	14073609518390	14073609518392	14073609518391	9
rsp	14073609518320	14073609518320	14073609518320	0
r8	60672	785712	446698	252480
r9	443057472	443450736	443226013	160002
r10	45284928	45832472	457178073	33333
<b>Total Selected:</b>	<b>786432</b>	<b>786432</b>	<b>786432</b>	<b>0</b>
r13	456225552	459078528	457622725	1038897
r14	47519491776108	47519508814404	47519500847633	5933283
r15	24	24	24	0

Control Flow Graph Details:

- Block 18 (Line 1952) branches to Block 19 and Block 41.
- Block 19 branches to Block 41.
- Block 41 branches to Block 40 and Block 42.
- Block 40 branches to Block 41.
- Block 42 branches to Block 43.
- Block 43 branches to Block 54 and Block 55.
- Block 54 branches to Block 43.
- Block 55 branches to Block 43.

# Source/Asm View Text Search Utility

The screenshot displays the Intel(R) Performance Tuning Utility interface. The main window shows a source code view for 'quark\_stuff4.c' with a search utility overlaid. The search utility is set to 'Source' and 'Forward' direction. The search results are displayed in a table below the source code.


Line	Source	CPU_C...	INST...	BR	Address	Line	Assembly	CPU_C...	INST...	BR_INST_RETIREDAI
1941	)						bvssxd r15, r15d			
1942	else /* backward shift */						ea r15, QWORD PTR [r15+r15*8]			
1943	{						ea r11, QWORD PTR [r11+r11*2]			
1944	FORALLSITES(i, s)	50	177				hl r11, 04h			
1945	mult_adj_su3_mat_hwvec(&(s->1...	14,277	13,301					274	555	
1946	}						ov rsi, QWORD PTR [rax+rdi]	50	152	
1947							ovss xmm5, DWORD PTR [rsi]	16	6	
1948	if(*mtag == NULL)						ovss xmm4, DWORD PTR [rsi+04h]	70	37	
1949	*mtag = start_gather_from_tem...						ovss xmm3, DWORD PTR [rsi+08h]	1	2	
1950	dir, EVENANDOD...						ovss xmm2, DWORD PTR [rsi+0ch]	41	149	

The search utility also shows a control graph below the source code, with blocks connected by arrows. Block 12 (Line 1945) is highlighted in red, indicating the search results.

# Data Address Profiling and False Sharing Detection

## Data Mining in 2 Dimensional Model

Each **Sample** now described by **IP** and **Data address** (plus other characteristics)



- **Sorting** – repositioning segments of the axes
- **Applying granularity** – changing scale of the axis
- **Filtering** - projecting slices onto another dimension

Filtering by cachelines marked as “falsely-shared” isolate the causing instructions And the data objects



# Data Address Profiling and False Sharing Detection

Sampling during app execution

Symbolization & Data Address reconstruction

Aggregation

**Precise Event Sampling:**  
events associated with memory operations, e.g. MEM\_INST\_RETIRED.LOADS, MEM\_INST\_RETIRED.STORES...

Pin threads affinity

Iterate over Samples and PEBS records in ebs.tb5

Using the binary, identify the instruction that overflowed event counter -> IP-1

Sample: IP, data address, threadID..  
To aggregate addresses into cachelines:

*Binary*

...	...	...
0x7F5D	mulpd	xmm1, xmm2
0x7F61	movaps	xmm2, XMMWORD PTR [rsp+0230h]
0x7F69	mulpd	xmm7, xmm2
0x7F6D	subpd	xmm3, xmm1
0x7F71	movsd	xmm1, MMWORD PTR [rcx+rbx+rho_i.0+018h]
0x7F7A	movhpd	xmm1, MMWORD PTR [rcx+rbx+rho_i.0+020h]
0x7F83	mulpd	xmm1, xmm8
...	...	...

```
00000000055CC9900
00000000055CC9908
00000000055CC9910
00000000055CC9916
00000000055CC9928
00000000055CC9938
```

&&...FFFFC0


Cacheline Address / Offset / Thread ...	Contributors	MEM...L1D_MISS
▼ 0x00000000055cc900	<b>Offsets: 5 Threads: 3</b>	<b>31 (0.0%)</b>
▼ Offset:0x00(0)	Threads: 1	21 (0.0%)
▶ Thread:00003fbb(0014)	Functions: 3	21 (0.0%)
▼ Offset:0x38(56)	Threads: 1	5 (0.0%)
▶ Thread:00003fbd(0009)	Functions: 3	5 (0.0%)
▼ Offset:0x08(8)	Threads: 2	1 (0.0%)
▶ Thread:00003fbb(0014)	Functions: 3	0 (0.0%)
▶ Thread:00003fbc(0015)	Functions: 1	1 (0.0%)
▼ Offset:0x10(16)	Threads: 1	3 (0.0%)
▶ Thread:00003fbc(0015)	Functions: 2	3 (0.0%)
▼ Offset:0x28(40)	Threads: 1	1 (0.0%)
▶ Thread:00003fbc(0015)	Functions: 1	1 (0.0%)

Same cacheline accessed by different threads at different offsets  
True and False Sharing  
Next foils Illustrate GUI Navigation

**Sample record:**  
IP, process, module, threadID..  
  
**PEBS record:**  
IP, rax, rbx, rcx




# Use Cacheline Access Count to Measure Working Set Size




Performance comparison difference may be due to Cache Size

# NEW – Exact latency / Latency Histogram

- Exact latency in CPU cycles for loads collected with Latency events
- Intel® PTU offers a latency histogram
  - Can be filtered by selected hotspots
  - IP and address spreadsheets, and memory histogram can be filtered by latency region (shown below)



# Array of Structures (address-base)% struct\_size Most structure elements never accessed



# Filtering to a Single Thread Displays the Data Decomposition

The screenshot shows the Intel Performance Tuning Analyzer (PTA) interface. The main window displays a memory access histogram for the thread `p00039bb(0003)` in the process `gather_fma16_omp`. The histogram shows a series of blue vertical bars representing memory access patterns. A red vertical line marks a specific address, `0x2AAB18400000`, with a tooltip indicating `Samples:53`.

At the top, a table provides a summary of memory access statistics:

Function	Module	U...e >>	O...e >>	L...C >>	R...C >>	Local DRAM >>	Rem...RAM >>	MEM_U...HITM	MEM_U...HITM
TRIAD	gather_fma16_omp	0 (N/A)	0 (N/A)	0 (N/A)	0 (N/A)	2,359 (99.8%)	2,368 (98.2%)	2,359 (99.8%)	2,368 (98.2%)
<unknown(s)>	vmlinux-2.6.18-53.el5	0 (N/A)	0 (N/A)	0 (N/A)	0 (N/A)	5 (0.2%)	44 (1.8%)	5 (0.2%)	44 (1.8%)

The interface also includes a Tuning Navigator on the left, an Experiment Summary section, and a console area. The bottom of the window shows the system tray with the Intel(R) Performance Tuning logo.

# A Different Thread

The screenshot displays the Intel Performance Tuning Advisor (PTA) interface. The main window shows a table of memory access statistics for the process `gather_fma16_omp` on thread `p00039b9(0008)`. The table includes columns for Function, Module, and various memory access metrics.

Function	Module	U...e >>	O...e >>	L...C >>	R...C >>	Local DRAM >>	Rem...RAM >>	MEM_U...HITM	MEM_U...HITM
TRIAD	gather_fma16_omp	0 (N/A)	0 (N/A)	0 (N/A)	0 (N/A)	2,363 (99.9%)	2,369 (98.2%)	2,363 (99.9%)	2,369 (98.2%)
<unknown(s)>	vmlinux-2.6.18-53.el5	0 (N/A)	0 (N/A)	0 (N/A)	0 (N/A)	2 (0.1%)	43 (1.8%)	2 (0.1%)	43 (1.8%)

Below the table, the interface shows a histogram titled "Memory Access and Latency Histograms" for the selected thread. The histogram displays memory access patterns over time, with a filter applied to show only "High VA displa" (High Virtual Address Displacement) accesses. The histogram shows a series of vertical bars representing memory accesses, with a significant portion highlighted in blue, indicating the filtered data.

The interface also includes a "Tuning Navigator" on the left side, showing a tree view of the application's components, including `CG`, `gather_numa`, `gather_omp`, `OMP_triad`, `sp.B`, and `triad`. The bottom of the window shows the system tray with the taskbar and the Intel Performance Tuning Advisor logo.

# Example: False Sharing

## What is it and why is it a Problem

- Cache coherency protocols require that all cores use the most current version of every cacheline
- Shared lines can be modified by any thread
  - Causing lines to be renewed regularly, if any thread writes to any byte in the line
    - (replace an invalid state copy with new valid copy)
  - Line renewal can cause a cache miss by other threads
  - and a 40-300 cycle execution stall
    - Depending on cacheline location
- False sharing is when different threads access non-overlapping regions of a cacheline

**False Sharing Causes Avoidable 40-300 Cycle Stalls For Every Read Following a Write by Another Thread**

# Synthetic Example: Heavy Contention on this Line -- Multiple Threads Accessing Different Offsets Indicate False Sharing (Identified by Rose Highlighting)

Intel(R) Performance Tuning Utility - 2007-12-15-08-33-27 - Eclipse Platform

File Edit Navigate Project Run Window Help

2007-12-15-08-22-51 2007-12-15-08-33-27

Function	Module	Collected Data Refs (%Total)	LLC Misses (%Total)	Avg. Latency	Total Latency (%Total)	Cachelines #	Pages # (%Total)	MEM_LOAD_RETIRED.L2_MISS (%Total)
sort	main_share.exe	8,594,000,000 (100.0%)	400,000 (100.0%)	3	26,186,000,000 (100.0%)	1,029	24 (85.7%)	400,000 (100.0)

Total Selected:

Granularity: Function Process: main\_share.exe Thread: All Module: All Filter by selection

Experiment Summary Console Cachelines View Top by: Collected Data Refs

Cacheline Address / Offset / Thread / Function	Collected Data ...	LLC Misses (%T...	Avg. Latency	Total Latency (...)	Contention (%...	MEM_LOAD_RE...	MEM_LOAD_RE...	INST_RETIRED...	Contributors
0x0042a3c0	1,959,600,000 ...	400,000 (100...	3	6,252,000,000 ...	909,100,000 (...)	400,000 (100...	39,200,000 (8...	1,920,000,000 ...	Offsets: 2 Threads: 2
0x0064ff40	836,000,000 (...)	0 (0.0%)	3	2,508,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	836,000,000 (...)	Offsets: 1 Threads: 1
0x0054ff40	764,000,000 (...)	0 (0.0%)	3	2,292,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	764,000,000 (...)	Offsets: 1 Threads: 1
0x0054ff80	366,000,000 (...)	0 (0.0%)	3	1,098,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	366,000,000 (...)	Offsets: 2 Threads: 1
0x0064ff80	276,000,000 (...)	0 (0.0%)	3	828,000,000 (...)	0 (N/A)	0 (0.0%)	0 (0.0%)	276,000,000 (...)	Offsets: 2 Threads: 1
0x004369c0	14,000,000 (0...	0 (0.0%)	3	42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 7 Threads: 1
0x0042e580	14,000,000 (0...	0 (0.0%)	3	42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 6 Threads: 1
0x0042f380	14,000,000 (0...	0 (0.0%)	3	42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 6 Threads: 1
0x004327c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 4 Threads: 1
0x00440900	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
0x0042e9c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
0x004396c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
0x004399c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
0x00440dc0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
0x00430280	10,000,000 (0...	0 (0.0%)	3	30,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	10,000,000 (0...	Offsets: 5 Threads: 1
0x0042f9c0	10,000,000 (0...	0 (0.0%)	3	30,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	10,000,000 (0...	Offsets: 5 Threads: 1

Total Selected:

2007-12-15-08-33-27 (Basic Data Access Profiling)



# Expanding the "arrow" we see the 2 threads access the line at Different Offsets...This is False Sharing

The screenshot displays the Intel(R) Performance Tuning Utility interface. The top table shows the 'sort' function in 'main\_share.exe' with 8,594,000,000 collected data references, 400,000 LLC misses, and a total latency of 26,186,000,000. Below this, the 'Cachelines View' table provides a detailed breakdown of cache line usage. The cache line at address 0x0042a3c0 is highlighted with a red circle, showing it is accessed by 2 threads at 2 different offsets, which is identified as false sharing.

Function	Module	Collected Data Refs (%Total)	LLC Misses (%Total)	Avg. Latency	Total Latency (%Total)	Cachelines #	Pages # (%Total)	MEM_LOAD_RETIRED.L2_MISS (%Total)
sort	main_share.exe	8,594,000,000 (100.0%)	400,000 (100.0%)	3	26,186,000,000 (100.0%)	1,029	24 (85.7%)	400,000 (100.0)

Cacheline Address / Offset / Thread / Function	Collected Data ...	LLC Misses (%T...	Avg. Latency	Total Latency (...	Contention (%...	MEM_LOAD_RE...	MEM_LOAD_RE...	INST_RETIRED...	Contributors
0x0042a3c0	1,959,600,000 ...	400,000 (100...		3 6,252,000,000 ...	909,100,000 (...	400,000 (100...	39,200,000 (8...	1,920,000,000 ...	Offsets: 2 Threads: 2
Offset:0x04(4)	1,050,500,000 (...	100,000 (25.0%)		3 3,319,000,000 (...	0 (N/A)	100,000 (25.0%)	20,400,000 (46...	1,030,000,000 (...	Threads: 1
Offset:0x00(0)	909,100,000 (1...	300,000 (75.0%)		3 2,933,000,000 (...	0 (N/A)	300,000 (75.0%)	18,800,000 (42...	890,000,000 (...	Threads: 1
0x0064ff40	836,000,000 (...	0 (0.0%)		3 2,508,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	836,000,000 (...	Offsets: 1 Threads: 1
0x0054ff40	764,000,000 (...	0 (0.0%)		3 2,292,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	764,000,000 (...	Offsets: 1 Threads: 1
0x0054ff80	366,000,000 (...	0 (0.0%)		3 1,098,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	366,000,000 (...	Offsets: 2 Threads: 1
0x0064ff80	276,000,000 (...	0 (0.0%)		3 828,000,000 (...	0 (N/A)	0 (0.0%)	0 (0.0%)	276,000,000 (...	Offsets: 2 Threads: 1
0x004369c0	14,000,000 (0...	0 (0.0%)		3 42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 7 Threads: 1
0x0042e580	14,000,000 (0...	0 (0.0%)		3 42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 6 Threads: 1
0x0042f380	14,000,000 (0...	0 (0.0%)		3 42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 6 Threads: 1
0x004327c0	12,000,000 (0...	0 (0.0%)		3 36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 4 Threads: 1
0x00440900	12,000,000 (0...	0 (0.0%)		3 36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
0x0042e9c0	12,000,000 (0...	0 (0.0%)		3 36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
0x004396c0	12,000,000 (0...	0 (0.0%)		3 36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
0x004399c0	12,000,000 (0...	0 (0.0%)		3 36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
0x00440dc0	12,000,000 (0...	0 (0.0%)		3 36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1



# Select the falsely shared cacheline (now blue) and Filter the Hotspot view to only Display Accesses to that Line (multiple lines also work)

The screenshot shows the Intel(R) Performance Tuning Utility interface. The top table lists functions and their performance metrics. The bottom table shows a detailed view of cache lines, with the first line (0x0042a3c0) highlighted in blue. A red circle highlights the 'Filter by selection' button in the bottom table's toolbar, with a red arrow pointing to it.

Function	Module	Collected Data Refs (%Total)	LLC Misses (%Total)	Avg. Latency	Total Latency (%Total)	Cachelines #	Pages # (%Total)	MEM_LOAD_RETIRED.L2_MISS (%Total)
sort	main_share.exe	8,594,000,000 (100.0%)	400,000 (100.0%)	3	26,186,000,000 (100.0%)	1,029	24 (85.7%)	400,000 (100.0)

Cacheline Address / Offset / Thread / Function	Collected Data ...	LLC Misses (%T...	Avg. Latency	Total Latency (...	Contention (%...	MEM_LOAD_RE...	MEM_LOAD_RE...	INST_RETIRED...	Contributors
0x0042a3c0	1,959,600,000 ...	400,000 (100...	3	6,252,000,000 ...	909,100,000 (...	400,000 (100...	39,200,000 (8...	1,920,000,000 ...	Offsets: 2 Threads: 2
▶ Offset:0x04(4)	1,050,500,000 (...	100,000 (25.0%)	3	3,319,000,000 (...	0 (N/A)	100,000 (25.0%)	20,400,000 (46...	1,030,000,000 (...	Threads: 1
▶ Offset:0x00(0)	909,100,000 (1...	300,000 (75.0%)	3	2,933,000,000 (...	0 (N/A)	300,000 (75.0%)	18,800,000 (42...	890,000,000 (1...	Threads: 1
▶ 0x0064ff40	836,000,000 (...	0 (0.0%)	3	2,508,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	836,000,000 (...	Offsets: 1 Threads: 1
▶ 0x0054ff40	764,000,000 (...	0 (0.0%)	3	2,292,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	764,000,000 (...	Offsets: 1 Threads: 1
▶ 0x0054ff80	366,000,000 (...	0 (0.0%)	3	1,098,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	366,000,000 (...	Offsets: 2 Threads: 1
▶ 0x0064ff80	276,000,000 (...	0 (0.0%)	3	828,000,000 (...	0 (N/A)	0 (0.0%)	0 (0.0%)	276,000,000 (...	Offsets: 2 Threads: 1
▶ 0x004369c0	14,000,000 (0...	0 (0.0%)	3	42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 7 Threads: 1
▶ 0x0042e580	14,000,000 (0...	0 (0.0%)	3	42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 6 Threads: 1
▶ 0x0042f380	14,000,000 (0...	0 (0.0%)	3	42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 6 Threads: 1
▶ 0x004327c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 4 Threads: 1
▶ 0x00440900	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
▶ 0x0042e9c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
▶ 0x004396c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
▶ 0x004399c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
▶ 0x00440dc0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1



# Only Events Referencing the Selected Line(s) are now in the Hotspot View Double Click to reach source/ASM view

The screenshot shows the Intel(R) Performance Tuning Utility interface. The top table lists performance metrics for various functions. The row for the 'sort' function in the 'main\_share.exe' module is circled in grey. Below this table, the 'Total Selected' row is visible. The bottom section of the window shows a detailed view of the selected cache lines, with columns for Cache Line Address / Offset / Thread / Function, Collected Data, LLC Misses, Avg. Latency, Total Latency, Contention, MEM\_LOAD\_RE, MEM\_LOAD\_RE, INST\_RETIRED, and Contributors.

Function	Module	Collected Data Refs (%Total)	LLC Misses (%Total)	Avg. Latency	Total Latency (%Total)	Cachelines #	Pages # (%Total)	MEM_LOAD_RETIRED.L2_MISS (%Total)
sort	main_share.exe	1,959,600,000 (22.8%)	400,000 (100.0%)	3	6,252,000,000 (23.9%)	1	1 (3.6%)	400,000 (100.0)
<b>Total Selected:</b>								

Cache Line Address / Offset / Thread / Function	Collected Data ...	LLC Misses (%T...	Avg. Latency	Total Latency (...)	Contention (%...	MEM_LOAD_RE...	MEM_LOAD_RE...	INST_RETIRED...	Contributors
0x0042a3c0	1,959,600,000 ...	400,000 (100...	3	6,252,000,000 ...	909,100,000 (...)	400,000 (100...	39,200,000 (8...	1,920,000,000 ...	Offsets: 2 Threads: 2
▶ Offset:0x04(4)	1,050,500,000 (...)	100,000 (25.0%)	3	3,319,000,000 (...)	0 (N/A)	100,000 (25.0%)	20,400,000 (46....)	1,030,000,000 (...)	Threads: 1
▶ Offset:0x00(0)	909,100,000 (1...	300,000 (75.0%)	3	2,933,000,000 (...)	0 (N/A)	300,000 (75.0%)	18,800,000 (42...	890,000,000 (1...	Threads: 1
▶ 0x0064ff40	836,000,000 (...)	0 (0.0%)	3	2,508,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	836,000,000 (...)	Offsets: 1 Threads: 1
▶ 0x0054ff40	764,000,000 (...)	0 (0.0%)	3	2,292,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	764,000,000 (...)	Offsets: 1 Threads: 1
▶ 0x0054ff80	366,000,000 (...)	0 (0.0%)	3	1,098,000,000 ...	0 (N/A)	0 (0.0%)	0 (0.0%)	366,000,000 (...)	Offsets: 2 Threads: 1
▶ 0x0064ff80	276,000,000 (...)	0 (0.0%)	3	828,000,000 (...)	0 (N/A)	0 (0.0%)	0 (0.0%)	276,000,000 (...)	Offsets: 2 Threads: 1
▶ 0x004369c0	14,000,000 (0...	0 (0.0%)	3	42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 7 Threads: 1
▶ 0x0042e580	14,000,000 (0...	0 (0.0%)	3	42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 6 Threads: 1
▶ 0x0042f380	14,000,000 (0...	0 (0.0%)	3	42,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	14,000,000 (0...	Offsets: 6 Threads: 1
▶ 0x004327c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 4 Threads: 1
▶ 0x00440900	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
▶ 0x0042e9c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
▶ 0x004396c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
▶ 0x004399c0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
▶ 0x00440dc0	12,000,000 (0...	0 (0.0%)	3	36,000,000 (0...	0 (N/A)	0 (0.0%)	0 (0.0%)	12,000,000 (0...	Offsets: 5 Threads: 1
<b>Total Selected:</b>	1,959,600,000 ...	400,000 (100...	3	6,252,000,000 ...	909,100,000 (...)	400,000 (100...	39,200,000 (8...	1,920,000,000 ...	



# The Pointer "sum" is Causing the False Sharing

The screenshot displays the Intel(R) Performance Tuning Utility interface. The left pane shows the source code for a sorting function, and the right pane shows the corresponding assembly code. The source code is as follows:

```
1 int sort(int* data, volatile int* sum, int size...
2 {
3
4     int i;
5     for(i=0; i<size; i++)*sum += data[i]*data[i];
6     return *sum;
7 }
```

The assembly code is as follows:



```
Address L. Assembly
0x1550 2 push ebp
0x1551 2 mov ebp, esp
0x1553 2 push ecx
0x1554 2 push esi
0x1555 5 mov DWORD PTR [ebp-4], 0x0h
0x155C 5 jmp sort+017h
Block 1 sort+00eh:
0x155E 5 mov eax, DWORD PTR [ebp-4]
0x1561 5 add eax, 0x1h
0x1564 5 mov DWORD PTR [ebp-4], eax
Block 2 sort+017h:
0x1567 5 mov ecx, DWORD PTR [ebp-4]
0x156A 5 cmp ecx, DWORD PTR [ebp+010h]
0x156D 5 jge sort+040h
Block 3 sort+01fh:
0x156F 5 mov edx, DWORD PTR [ebp-4]
0x1572 5 mov eax, DWORD PTR [ebp+08h]
0x1575 5 mov ecx, DWORD PTR [ebp-4]
0x1578 5 mov esi, DWORD PTR [ebp+08h]
0x157B 5 mov edx, DWORD PTR [eax+edx*4]
0x157E 5 imul edx, DWORD PTR [esi+ecx*4]
0x1582 5 mov eax, DWORD PTR [ebp+0ch]
0x1585 5 mov ecx, DWORD PTR [eax]
0x1587 5 add ecx, edx
0x1589 5 mov edx, DWORD PTR [ebp+0ch]
0x158C 5 mov DWORD PTR [edx], ecx
0x158E 5 jmp sort+00eh
Block 4 sort+040h:
0x1590 6 mov eax, DWORD PTR [ebp+0ch]
```

The performance metrics table is as follows:


Address	L.	Assembly	Collected D...	LLC Mis...	Total La...	MEM...
0x1550	2	push ebp				
0x1551	2	mov ebp, esp				
0x1553	2	push ecx				
0x1554	2	push esi				
0x1555	5	mov DWORD PTR [ebp-4], 0x0h				
0x155C	5	jmp sort+017h				
<b>Block 1 sort+00eh:</b>						
0x155E	5	mov eax, DWORD PTR [ebp-4]				
0x1561	5	add eax, 0x1h				
0x1564	5	mov DWORD PTR [ebp-4], eax				
<b>Block 2 sort+017h:</b>						
0x1567	5	mov ecx, DWORD PTR [ebp-4]				
0x156A	5	cmp ecx, DWORD PTR [ebp+010h]				
0x156D	5	jge sort+040h				
<b>Block 3 sort+01fh:</b>						
0x156F	5	mov edx, DWORD PTR [ebp-4]				
0x1572	5	mov eax, DWORD PTR [ebp+08h]				
0x1575	5	mov ecx, DWORD PTR [ebp-4]				
0x1578	5	mov esi, DWORD PTR [ebp+08h]				
0x157B	5	mov edx, DWORD PTR [eax+edx*4]				
0x157E	5	imul edx, DWORD PTR [esi+ecx*4]				
0x1582	5	mov eax, DWORD PTR [ebp+0ch]				
0x1585	5	mov ecx, DWORD PTR [eax]	553,600,000	400,000	2,034,00...	400
0x1587	5	add ecx, edx				
0x1589	5	mov edx, DWORD PTR [ebp+0ch]				
0x158C	5	mov DWORD PTR [edx], ecx	1,406,000,000		4,218,00...	
0x158E	5	jmp sort+00eh				
<b>Block 4 sort+040h:</b>						
0x1590	6	mov eax, DWORD PTR [ebp+0ch]				

# NUMA cacheline access


# A NHM Socket is a Caching Agent and a Home Agent




# Simple Data Read



# RdData request after LLC Miss to Local Home (Clean Rsp)



# RdData request after LLC Miss to Local Home (Hitm Response)



# Uncore Opcode Match events

- Match address, opcode using an MSR
  - 37 bit address match
  - 8 bit opcode match

Event	Event code	Umask
UNC_ADDR_OPCODE_MATCH.IOH_REQUEST_TRACKER	35	01
UNC_ADDR_OPCODE_MATCH.REMOTE_CORES_REQUEST_TRACKER	35	02
UNC_ADDR_OPCODE_MATCH.LOCAL_CORES_REQUEST_TRACKER	35	04

- Local Home data read, remote LLC hit
  - Ev=35, umask = 2, opcode = RspFwdS = 0001 1010, opcode only
- Local Home data read, remote LLC hitm
  - Ev=35, umask = 2, opcode = RspIWb = 0001 1101, opcode only
- RFO and perhaps other cases also (E->E problematic)

# Summary

- Event based sampling performance analysis is extremely powerful on Intel® Core™ i7, XEON™ 5500 and 5600 Processor Families
- Correct methodology is essential
- Correct usage of events is essential
- Intel® PTU simplifies task

# backup

# Low level utilities

- PTU low level utilities can be invoked from the command line by adding the PTU bin directory to the path
- Low level PMU collector is SEP
  - Invoked by vtsarun
  - Data is stored in file called tbsXXXYYYY.tb5
  - `sep -start -ex 16 -ec "CPU_CLK_UNHALTED.THREAD:sa=2000000,UOPS_RETIRED.ANY,UOPS_RETIRED.STALL_CYCLES" -app ./myapp -args " arg1 arg2"`
    - `:sa=VAL` explicitly sets SAV value for the event preceding it
    - `-ex 16` causes sep to add PEBS buffer to event record
      - Selecting data profile does the same thing

# Low level utilities

- `sep -start -ex 16 -ec "CPU_CLK_UNHALTED.THREAD:sa=2000000,UOPS_RETIRED.ANY,UOPS_RETIRED.STALL_CYCLES,BR_INST_RETIRED.NEAR_CALL:lbr=2" -app ./myapp -args " arg1 arg2"`
  - Event names must be upper case
  - `:lbr=VAL` turns on LBR capture with filter value determined by VAL
    - Filter values can be determined with profile editor and show command button

LBR Value	Filter Result
1	All Branches
2	All Calls
3	User Calls
4	All Calls & Ret
5	User Calls & Ret

# Low level utilities

- sfdump5 creates test output based on data in tb5 file
- sfdump5 tbsXXXZZZ.tb5 -modules > modules.txt
  - Summary of data
    - Total number of samples and events=samples\*SAV
      - Events ordered by “event number”
    - Total number of samples/module/event\_type

# Example sfdump5 output

## Event Summary

### CPU\_CLK\_UNHALTED.THREAD

2396 = Samples collected due to this event  
2000000 = Sample after value used during collection  
4792000000 = Total events (samples\*SAV)

### INST\_RETIRED.ANY

1327 = Samples collected due to this event  
2000000 = Sample after value used during collection  
2654000000 = Total events (samples\*SAV)

## Module View (all values in decimal)

Module	Process	Events%	Samples	Events	Module Path
-----	-----	-----	-----	-----	-----
triad	triad				
CPU_CLK_UNHALTED.THREAD		90.40%	2166	4332000000	/home/vtune/snb3/triad_src/triad
INST_RETIRED.ANY		89.98%	1194	2388000000	
vmlinux	triad				
CPU_CLK_UNHALTED.THREAD		4.47%	107	214000000	vmlinux
INST_RETIRED.ANY		4.97%	66	132000000	

- Thus CPU\_CLK\_UNHALTED.THREAD is event 0 "ei-00"
- Thus Inst\_RETIRED.ANY is event 1 "ei-01"

# Low level utilities

- Sfdump5 tbsXXXZZZ.tb5 /dumpsamples > samples.txt
  - Text dump of all samples
  - All sample records in a given file are same length
  - Length = SUM of all required fields for all events
    - If PEBS record is collected for PEBS events, the corresponding fields exist for non PEBS event but are zero filled
    - Events with LBR collection are only collected with other events that have SAME LBR filter value
      - 33 X 64 bits are added

# /dumpsamples example output

```
00000208 64--0033:0x0000000000400DF9-0 p-0x0000231C c-00 t-0x0000231C sgn-  
0x00000001 ei-00 tsc-0x0003C06F0CF15DD4 triad
```

- 00000208 is the record number
- 64--0033:0x0000000000400DF9-0 tells you this is a 64 bit binary and the IP of the interrupt was 0x0000000000400DF9
- p-0x0000231C gives the process ID
- c-00 the core number of the interrupt in this case 0
- t-0x0000231C the thread ID
- ei-00 the event number
  - thus this is an record triggered by CPU\_CLK\_UNHALTED.THREAD
  - See `--modules` output to determine event numbers for a particular collection
- tsc-0x0003C06F0CF15DD4 the Time Stamp Counter
- Triad the load module name

# /dumpsamples example output LBRs

```
00000091 64--0033:0x0000000000400694-0 p-0x00000A0A c-00 t-0x00000A0A sgn-  
0x00000001 ei-00 tsc-0x000000C43DECAFB1 extra_00-0x0000000000000006 extra_01-  
0x0000000000400A2C extra_02-0x00000000004009C4 extra_03-0x000000000040095C extra_04-  
0x00000000004008E6 extra_05-0x000000000040086E extra_06-0x0000000000400806 extra_07-  
0x000000000040074A extra_08-0x00000000004006E2 extra_09-0x0000000000401061 extra_10-  
0x0000000000400D7F extra_11-0x0000000000400D97 extra_12-0x0000000000400C52 extra_13-  
0x0000000000400BEC extra_14-0x0000000000400B84 extra_15-0x0000000000400AFC extra_16-  
0x0000000000400A94 extra_17-0x0000000000400976 extra_18-0x000000000040090E extra_19-  
0x0000000000400888 extra_20-0x0000000000400820 extra_21-0x00000000004007B8 extra_22-  
0x00000000004006FC extra_23-0x0000000000400694 extra_24-0x0000000000400648 extra_25-  
0x0000000000400D38 extra_26-0x0000000000400CC2 extra_27-0x0000000000400C06 extra_28-  
0x0000000000400B9E extra_29-0x0000000000400B36 extra_30-0x0000000000400AAE extra_31-  
0x0000000000400A46 extra_32-0x00000000004009DE call_chain
```

- record number is 91
- Event number (ei) is 0
- Extra\_01 -> extra\_16 are the branch source addresses
- Extra\_17 -> extra\_32 are the branch target addresses
- extra\_00 points to the most recent LBR source entry
  - In this case extra\_06
- Most recent target is extra\_(extra\_00+17)
  - Thus last target is extra\_23 = extra\_23-0x0000000000400694
  - And PEBS IP field is = 64--0033:0x0000000000400694-0

# /dumpsamples example output PEBS

```
00000445 64--0033:0x0000000000401665-0 p-0x00000978 c-00 t-0x00000978 sgn-  
0x00000001 ei-00 tsc-0x0000011CF7198F6F extra_00-0x0000000000000202 extra_01-  
0x0000000000401665 extra_02-0x00000123F1DE149A extra_03-0x0000000000000001 extra_04-  
0x0000000000000000 extra_05-0x00000123F1DE149A extra_06-0x000000001B4E4355 extra_07-  
0x000000004ABCE4E1 extra_08-0x00007FFFA989B710 extra_09-0x00007FFFA989B6A0 extra_10-  
0x0000000000000000 extra_11-0x0000000000000001 extra_12-0x00007FFFA989B400 extra_13-  
0x0000003731E97DD0 extra_14-0x000000000400720 extra_15-0x00007FFFA989B860 extra_16-  
0x0000000000000000 extra_17-0x0000000000000000 extra_18-0x00007FFFA989B6F8 extra_19-  
0x0000000000000041 extra_20-0x0000000000000038 extra_21-0x000000000000FFFF extra_22-  
0x0000000000000000 store_fwd_lnx2
```

- Event number (ei) is 0 (in this case the latency event)
- Extra\_01 is Event IP
  - IP of instruction after the instruction that caused the interrupt (“IP+1”)
- Extra\_02-> extra\_17 are the register values at the completion of the offending instruction

# PEBS Buffer field definitions

(x)->r_flags	//extra_00
(x)->linear_ip	//extra_01
(x)->rax	//extra_02
(x)->rbx	//extra_03
(x)->rcx	//extra_04
(x)->rdx	//extra_05
(x)->rsi	//extra_06
(x)->rdi	//extra_07
(x)->rbp	//extra_08
(x)->rsp	//extra_09
(x)->r8	//extra_10
(x)->r9	//extra_11
(x)->r10	//extra_12
(x)->r11	//extra_13
(x)->r12	//extra_14
(x)->r13	//extra_15
(x)->r14	//extra_16
(x)->r15	//extra_17
(x)->data_linear_address	//extra_18
(x)->data_source	//extra_19
(x)->latency	//extra_20

# Precise Events

- **Significant expansion of PEBS capability on Intel® Core™ i7 Processors**
  - 4 events simultaneously
  - Latency event = IPF data ear + bit pattern for data source
  - Branches retired by type
  - Calls retired + LBR gives call counts
  - Calls\_retired + full PEBS gives function arguments on Intel64

# Data Access Analysis and PEBS

- **Data address profiling for loads and stores can be done as it is on Intel® Core™ 2 Processor Family**
  - **Full PEBS buffer + disassembly to identify registers with valid addresses at time of capture**
  - **Mem\_inst\_retired.load**
    - Cannot deal with `mov rax,[rax]` type instruction
  - **Mem\_inst\_retired.store**
    - Not subject to constraint of loads
  - **Inst\_retired.any**
    - Cannot deal with `EIP+1` = first instr of Basic Block

# Intel® Core™ i7 Processor PerfMon

## PEBS Buffer

63	BTS Buffer Base	0
	BTS Index	
	BTS Absolute Maximum	
	BTS Interrupt Threshold	
	PEBS Buffer Base	
	PEBS Index	
	PEBS Absolute Maximum	
	PEBS Interrupt Threshold	
	PEBS Counter Reset 0	
	PEBS Counter Reset 1	
	PEBS Counter Reset 2	
	PEBS Counter Reset 3	

Merom/Penryn - Format 0000b
Nehalem - Format 0001b

63	RFLAGS	0
	RIP	
	RAX	
	RBX	
	RCX	
	RDX	
	RSI	
	RDI	
	RBP	
	RSP	
	R8	
	R9	
	R10	
	R11	
	R12	
	R13	
	R14	
	R15	
	Global Perf Overflow MSR	
	Data Linear Address	
	Data Source (encodings)	
	Latency (core cycles)	



# Load Latency Threshold Event:

- **Ability to trigger count on minimum latency**
  - Core cycles from load execute->data availability
- **Linear address in PEBS buffer**
  - Allows driver to collect physical address
  - Only total measurement of local/remote home access
- **Data source captured in bit pattern**
  - Actual NUMA source revealed
- **Only ONE latency event/min thresh can be taken per run**
  - Minimum latency programmed with MSR
  - Global per core
    - 0x3F6 MS\_PEBS\_LD\_LAT\_THRESHOLD bits 15:0
  - HW samples loads
    - EX: Sampling fraction for local dram=  
 $\text{mem\_inst\_retired.latency\_gt\_128(DS= A or C)} / \text{mem\_uncore\_retired.local\_dram}$

# Front End/Decode Analysis

- **Instruction decode BW has lower maximum**
- **Instruction flow interruption at RAT output**
  - **UOPS\_ISSUED.STALL\_CYCLES – RESOURCE\_STALLS.ANY**
  - **HT ON**
    - subtract half the cycles as well
    - Or **UOPS\_ISSUED.CORE\_STALL\_CYCLES-RESOURCE\_STALLS.ANY**
- **ILD\_STALL.LCP\_STALL**

# NUMA, Intel® QuickPath Interconnect, and Intel® Xeon 5500/5600 Processor DP systems

- **Intel® QuickPath Interconnect (Intel® QPI) will greatly increase memory bandwidth of our platforms**
- **Integrated memory controllers on each socket access DIMMs**
  - Intel® QPI provides cache coherency
  - Bandwidth improves by a lot
- **Bandwidth improvement comes at a price**
  - Non-Uniform Memory Access (NUMA)
  - Latency to DIMMs on remote sockets is  $\sim 2X$  larger

**Peeling away the Bandwidth layer reveals the NUMA Latency layer**

# NUMA Modes on DP Systems Controlled in BIOS

- **Non-NUMA**

- Even/Odd lines assigned to sockets 0/1
  - Line interleaving

- **NUMA mode**

- First Half of memory space on socket 0
- Second half of memory space on socket 1

# Non-Uniform Memory Access and Parallel Execution

- **Parallel processing is intrinsically NUMA friendly**
  - Affinity pinning maximizes local memory access
  - Message Passing Interface (MPI)
  - Parallel submission to batch queues
  - Standard for HPC
- **Shared memory threading is more problematic**
  - Explicit threading, OpenMP\* product, Intel® Threading Building Blocks (Intel® TBB)
  - NUMA friendly data decomposition (page-based) has not been required
  - OS-scheduled thread migration can aggravate situation

\*Other names and brands may be claimed as the property of others.

# **HPC Applications will see Large Performance Gains due to Bandwidth Improvements**

- **A remaining performance bottleneck may be due to Non-Uniform Memory Access latency**
- **This next level in the performance onion was not really addressed**
  - **Other performance tools offered little insight**
  - **Default usage of Non-NUMA BIOS settings**
    - **Except for some HPC accounts**
- **Intel® PTU data access profiling feature was designed to address NUMA**
  - **NHM events were designed to provide the required data**

# Gather and OOO execution

	no prefetch	pref = 8	pref = 16	pref = 32	pref = 64	pref = 96
2 fp ops	34.5	34.9	34.2	37.2	38.7	38.9
4 fp ops	44.5	34.5	33.6	38	42.2	41.4
8 fp ops	74.8	34.8	34.1	38.7	42.7	41.7
16 fp ops	108.9	34.6	34	42.2	50.9	45.6

Data collected on Core™ 2 processor, prefetchers on

# Glossary

- PMU: Performance Monitoring Unit
  - Assembly of counters and programmable crossbars that allow counting and profiling using user selectable events
- FE: core pipeline Front End
  - Responsible for branch prediction, instruction fetch, decode to uops, allocation of OOO backend resources
- BE: core pipeline Backend
  - Stage uops waiting for inputs, execute upon availability, retire in order

# Glossary

- RS: reservation station
  - Where uops are staged for execution waiting for availability of their inputs
- ROB: Reorder Buffer
  - Where uops wait prior to retirement until all older uops have retired and execution path is confirmed. Second point corrects when uops are executed on a mispredicted path.
- RAT: Resource Allocation Table
  - Allocates BE resources for uops prior to issuing them from front end of pipeline to the backend

# Glossary

- Cachelines are 64 bytes
- LLC: Last level Cache
  - L3 on these processors
- LFB: line fill buffer
  - Buffers used for transferring cachelines into and out of L1D
- WB: writeback
  - Modified data is written back to higher level in memory subsystem on eviction
- RFO: Read for Ownership
  - Stores require cachelines are in exclusive ownership state so they can be modified

# Glossary

- Prefetch, by hardware (HW) or by explicit instruction (SW)
  - Request cacheline prior to execution of consuming instruction (load/store) with intention of hiding latency
- BW: bandwidth
  - Data moved/unit time. I prefer cachelines/cycle as that is what is measured
- Latency: time required to transfer a single line from source to usage.

# Glossary

- SIMD: Single instruction multiple data
  - SSE parallel execution mode
  - AKA vectorization
- X87: legacy floating point computation mode. In contrast to SSE FP instructions
- NT: Non Temporal
  - Data store mode that writebacks data in 64 byte aligned contiguous 64 byte chunks directly to dram without RFO
- HITM: Hit Modified
  - Snoop response when line is found in modified state in another cache

# Glossary

- HT: Intel® Hyper-threading Technology
  - Execution mode allowing uops from two threads to be executed in an intermingled flow, without an OS context switch, through a single core pipeline.
- Turbo: Intel® Turbo Boost Technology
  - Adjusting core frequency upwards on active core when other cores are under utilized, while staying within required power envelope. Enhances performance of single threaded execution