Nehalem Deep Dive
SSG0203

Ronak Singhal
Senior Principal Engineer
DEG/DAP/MAP/ORCA
Legal Disclaimer

- INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL® PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

- Intel may make changes to specifications and product descriptions at any time, without notice.

- All products, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.

- Intel, processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

- Merom, Penryn, Hapertown, Nehalem, Dothan, Westmere, Sandy Bridge, and other code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user

- Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance.

- Intel, Intel Inside, Core, Pentium, SpeedStep, and the Intel logo are trademarks of Intel Corporation in the United States and other countries.

- *Other names and brands may be claimed as the property of others.

- Copyright © 2008 Intel Corporation.
This presentation contains forward-looking statements that involve a number of risks and uncertainties. These statements do not reflect the potential impact of any mergers, acquisitions, divestitures, investments or other similar transactions that may be completed in the future. The information presented is accurate only as of today's date and will not be updated. In addition to any factors discussed in the presentation, the important factors that could cause actual results to differ materially include the following: Demand could be different from Intel's expectations due to factors including changes in business and economic conditions, including conditions in the credit market that could affect consumer confidence; customer acceptance of Intel’s and competitors’ products; changes in customer order patterns, including order cancellations; and changes in the level of inventory at customers. Intel's results could be affected by the timing of closing of acquisitions and divestitures. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the gross margin percentage are affected by the timing of new Intel product introductions and the demand for and market acceptance of Intel's products; actions taken by Intel's competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel’s response to such actions; Intel's ability to respond quickly to technological developments and to incorporate new features into its products; and the availability of sufficient supply of components from suppliers to meet demand. The gross margin percentage could vary significantly from expectations based on changes in revenue levels; product mix and pricing; capacity utilization; variations in revenue valuation, including variations related to the timing of qualifying products for sale; excess or obsolete inventory; manufacturing yields; changes in unit costs; impairments of long-lived assets, including manufacturing, assembly/test and intangible assets; and the timing and execution of the manufacturing ramp and associated costs, including start-up costs. Expenses, particularly certain marketing and compensation expenses, vary depending on the level of demand for Intel's products, the level of revenue and profits, and impairments of long-lived assets. Intel is in the midst of a structure and efficiency program that is resulting in several actions that could have an impact on expected expense levels and gross margin. Intel's results could be impacted by adverse economic, social, political and physical/infrastructure conditions in the countries in which Intel, its customers or its suppliers operate, including military conflict and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Intel's results could be affected by adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving intellectual property, stockholder, consumer, antitrust and other issues, such as the litigation and regulatory matters described in Intel's SEC reports. A detailed discussion of these and other factors that could affect Intel’s results is included in Intel’s SEC filings, including the report on Form 10-Q for the quarter ended June 28, 2008.
Agenda

- Nehalem Design Philosophy
- Enhanced Processor Core
  - Performance Features
  - Simultaneous Multi-Threading
- New Platform
  - New Cache Hierarchy
  - New Platform Architecture
- Performance Acceleration
  - Virtualization
  - New Instructions
Tick Tock Development Model

2005-06

TICK

Intel® Pentium® D, Xeon®, Core™ processors

65nm

TOCK

2007-08

TICK

Intel® Core™ 2, Xeon®, processor

TICK

NEHALEM

PENRYN

45nm

TOCK

2009-10

TICK

WESTMERE

32nm

TOCK

SANDY BRIDGE

Winning with High-K 45nm Technology
High Value, High Volume, High Preference
Nehalem Design Goals

World class performance combined with superior energy efficiency – Optimized for:

- Single Thread
- Multi-threads

Existing Apps

Emerging Apps

All Usages

Dynamically scaled performance when needed to maximize energy efficiency

A single, scalable, foundation optimized across each segment and power envelope

A Dynamic and Design Scalable Microarchitecture
Winning with High-K 45nm Technology

Scalable Cores

Same core for all segments

Common software optimization

Common feature set

Nehalem 45nm

Servers/Workstations
Energy Efficiency, Performance, Virtualization, Reliability, Capacity, Scalability

Desktop
Performance, Graphics, Energy Efficiency, Idle Power, Security

Mobile
Battery Life, Performance, Energy Efficiency, Graphics, Security

Optimized cores to meet all market segments
Core™ Microarchitecture Recap

- Wide Dynamic Execution
  - 4-wide decode/rename/retire
- Advanced Digital Media Boost
  - 128-bit wide SSE execution units
- Intel HD Boost
  - New SSE4.1 Instructions
- Smart Memory Access
  - Memory Disambiguation
  - Hardware Prefetching
- Advanced Smart Cache
  - Low latency, high BW shared L2 cache

Nehalem builds on the great Core™ microarchitecture
Agenda

- Nehalem Design Philosophy
- Enhanced Processor Core
  - Performance Features
  - Simultaneous Multi-Threading
- New Platform
  - New Cache Hierarchy
  - New Platform Architecture
- Performance Acceleration
  - Virtualization
  - New Instructions
Designed for Performance

- New SSE4.2 Instructions
- Improved Lock Support
- Additional Caching Hierarchy

- Execution Units
- Memory Ordering & Execution
- Out-of-Order Scheduling & Retirement
- Instruction Decode & Microcode
- L1 Data Cache
- L2 Cache & Interrupt Servicing
- Paging
- Branch Prediction
- Instruction Fetch & L1 Cache

- Deeper Buffers
- Improved Loop Streaming
- Simultaneous Multi-Threading
- Faster Virtualization
- Better Branch Prediction

Winning with High-K 45nm Technology
High Value, High Volume, High Preference
Winning with High-K 45nm Technology
High Value, High Volume, High Preference

Enhanced Processor Core

- Instruction Fetch and Pre Decode
- Instruction Queue
- Decode
- Rename/Allocate
- Retirement Unit (ReOrder Buffer)
- Reservation Station
- Execution Units
- ITLB
- 32kB Instruction Cache
- 2nd Level TLB
- 256kB 2nd Level Cache
- DTLB
- 32kB Data Cache

Front End Execution Engine Memory

L3 and beyond
Front-end

• Responsible for feeding the compute engine
  – Decode instructions
  – Branch Prediction

• Key Core™ 2 Microarchitecture Features
  – 4-wide decode
  – Macrofusion
  – Loop Stream Detector
Macrofusion Recap

• Introduced in Core™ 2 Microarchitecture
• TEST/CMP instruction followed by a conditional branch treated as a single instruction
  – Decode as one instruction
  – Execute as one instruction
  – Retire as one instruction
• Higher *performance*
  – Improves throughput
  – Reduces execution latency
• Improved *power efficiency*
  – Less processing required to accomplish the same work
Nehalem Macrofusion

• Goal: Identify more macrofusion opportunities for increased **performance** and **power efficiency**
• Support all the cases in Core™ 2 Microarchitecture **PLUS**
  – CMP+Jcc macrofusion added for the following branch conditions
    – JL/JNGE
    – JGE/JNL
    – JLE/JNG
    – JG/JNLE
• Core 2 only supports macrofusion in 32-bit mode
  – Nehalem supports macrofusion in both 32-bit and 64-bit modes

**Increased macrofusion benefit on Nehalem**
Loop Stream Detector Reminder

- Loops are very common in most software
- Take advantage of knowledge of loops in HW
  - *Decoding the same instructions over and over*
  - *Making the same branch predictions over and over*
- Loop Stream Detector identifies software loops
  - Stream from Loop Stream Detector instead of normal path
  - Disable unneeded blocks of logic for **power savings**
  - **Higher performance** by removing instruction fetch limitations

**Core 2 Loop Stream Detector**

![Diagram of Core 2 Loop Stream Detector]

18 Instructions
Nehalem Loop Stream Detector

- Same concept as in prior implementations
- **Higher performance:** Expand the size of the loops detected
- **Improved power efficiency:** Disable even more logic

![Nehalem Loop Stream Detector Diagram](image)

**Nehalem Loop Stream Detector**

- Branch Prediction
- Fetch
- Decode
- Loop Stream Detector

28 Micro-Ops
Execution Engine

• Start with powerful Core™ 2 Microarchitecture execution engine
  – Dynamic 4-wide Execution
  – Advanced Digital Media Boost
    – 128-bit wide SSE
  – HD Boost (45 nm Core™ 2 Processors)
    – SSE4.1 instructions
  – Super Shuffler (45 nm Core™ 2 Processors)

• Add Nehalem enhancements
  – Additional parallelism for higher performance
Execution Unit Overview

Unified Reservation Station
- Schedules operations to Execution units
- Single Scheduler for all Execution Units
- Can be used by all integer, all FP, etc.

Execute 6 operations/cycle
- 3 Memory Operations
  - 1 Load
  - 1 Store Address
  - 1 Store Data
- 3 “Computational” Operations

Unified Reservation Station

Port 0
- Integer ALU & Shift
- FP Multiply
- Divide
- SSE Integer ALU
- Integer Shuffles

Port 1
- Integer ALU & LEA
- FP Add
- Complex Integer
- SSE Integer Multiply

Port 2
- Load

Port 3
- Store Address

Port 4
- Store Data

Port 5
- Integer ALU & Shift
- Branch
- FP Shuffle
- SSE Integer ALU
- Integer Shuffles

Winning with High-K 45nm Technology
High Value, High Volume, High Preference
Increased Parallelism

- Goal: Keep powerful execution engine fed
- Nehalem increases size of out of order window by 33%
- Must also increase other corresponding structures

<table>
<thead>
<tr>
<th>Structure</th>
<th>Core™ 2 Processor</th>
<th>Nehalem</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reservation Station</td>
<td>32</td>
<td>36</td>
<td>Dispatches operations to execution units</td>
</tr>
<tr>
<td>Load Buffers</td>
<td>32</td>
<td>48</td>
<td>Tracks all load operations allocated</td>
</tr>
<tr>
<td>Store Buffers</td>
<td>20</td>
<td>32</td>
<td>Tracks all store operations allocated</td>
</tr>
</tbody>
</table>

Increased Resources for Higher Performance
Enhanced Memory Subsystem

• Start with great Core™ 2 Microarchitecture Features
  – Memory Disambiguation
  – Hardware Prefetchers
  – Advanced Smart Cache

• New Nehalem Features
  – New TLB Hierarchy
  – Fast 16-Byte unaligned accesses
  – Faster Synchronization Primitives
New TLB Hierarchy

- Problem: Applications continue to grow in data size
- Need to increase TLB size to keep the pace for performance
- Nehalem adds new low-latency unified 2\textsuperscript{nd} level TLB

<table>
<thead>
<tr>
<th></th>
<th># of Entries</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1\textsuperscript{st} Level Instruction TLBs</strong></td>
<td></td>
</tr>
<tr>
<td>Small Page (4k)</td>
<td>128</td>
</tr>
<tr>
<td>Large Page (2M/4M)</td>
<td>7 per thread</td>
</tr>
<tr>
<td><strong>1\textsuperscript{st} Level Data TLBs</strong></td>
<td></td>
</tr>
<tr>
<td>Small Page (4k)</td>
<td>64</td>
</tr>
<tr>
<td>Large Page (2M/4M)</td>
<td>32</td>
</tr>
<tr>
<td><strong>New 2\textsuperscript{nd} Level Unified TLB</strong></td>
<td></td>
</tr>
<tr>
<td>Small Page Only</td>
<td>512</td>
</tr>
</tbody>
</table>
Fast Unaligned Cache Accesses

- Two flavors of 16-byte SSE loads/stores exist
  - Aligned (MOVAPS/D, MOVDQA) -- Must be aligned on a 16-byte boundary
  - Unaligned (MOVUPS/D, MOVDQU) -- No alignment requirement
- Prior to Nehalem
  - Optimized for Aligned instructions
  - Unaligned instructions slower, lower throughput -- Even for aligned accesses!
    - Required multiple uops (not energy efficient)
  - Compilers would largely avoid unaligned load
    - 2-instruction sequence (MOVSD+MOVHPD) was faster
- Nehalem optimizes Unaligned instructions
  - Same speed/throughput as Aligned instructions on aligned accesses
  - Optimizations for making accesses that cross 64-byte boundaries fast
    - Lower latency/higher throughput than Core™ 2 microarchitecture
    - Aligned instructions remain fast
- No reason to use aligned instructions on Nehalem!
- Benefits:
  - Compiler can now use unaligned instructions without fear
  - *Higher performance* on key media algorithms
  - More *energy efficient* than prior implementations
Faster Synchronization Primitives

- Multi-threaded software becoming more prevalent
- **Scalability** of multi-thread applications can be limited by synchronization
- Synchronization primitives: LOCK prefix, XCHG
- Reduce synchronization latency for legacy software

Greater thread **scalability** with Nehalem
Simultaneous Multi-Threading (SMT)

- **SMT**
  - Run 2 threads at the same time per core
- **Take advantage of 4-wide execution engine**
  - Keep it fed with multiple threads
  - Hide latency of a single thread
- **Most *power efficient* performance feature**
  - Very low die area cost
  - Can provide significant performance benefit depending on application
  - Much more efficient than adding an entire core
- **Nehalem advantages**
  - Larger caches
  - Massive memory BW

**Simultaneous multi-threading enhances performance and energy efficiency**
SMT Implementation Details

- Multiple policies possible for implementation of SMT
- Replicated – Duplicate state for SMT
  - Register state
  - Renamed RSB
  - Large page ITLB
- Partitioned – Statically allocated between threads
  - Key buffers: Load, store, Reorder
  - Small page ITLB
- Competitively shared – Depends on thread’s dynamic behavior
  - Reservation station
  - Caches
  - Data TLBs, 2nd level TLB
- Unaware
  - Execution units
Agenda

- Nehalem Design Philosophy
- Enhanced Processor Core
  - Performance Features
  - Simultaneous Multi-Threading

- Feeding the Engine
  - New Memory Hierarchy
  - New Platform Architecture

- Performance Acceleration
  - Virtualization
  - New Instructions
Feeding the Execution Engine

• Powerful 4-wide dynamic execution engine
• Need to keep providing fuel to the execution engine
• Nehalem Goals
  – **Low latency** to retrieve data
    – Keep execution engine fed w/o stalling
  – High data **bandwidth**
    – Handle requests from multiple cores/threads seamlessly
  – **Scalability**
    – Design for increasing core counts
• Combination of great **cache hierarchy** and **new platform**
Winning with High-K 45nm Technology

High Value, High Volume, High Preference

Designed For Modularity

Core

Uncore

L3 Cache

Differentiation in the “Uncore”:

# cores
# mem channels
# QPI Links
Size of cache
Type of Memory
Power Management
Integrated graphics

QPI: Intel® QuickPath Interconnect

2008 – 2009 Servers & Desktops

Optimal price / performance / energy efficiency for server, desktop and mobile products
Intel Smart Cache – Core Caches

• New 3-level Cache Hierarchy
• 1st level caches
  – 32kB Instruction cache
  – 32kB Data Cache
    – Support more L1 misses in parallel than Core™ 2 microarchitecture
• 2nd level Cache
  – New cache introduced in Nehalem
  – Unified (holds code and data)
  – 256 kB per core
  – **Performance:** Very low latency
  – **Scalability:** As core count increases, reduce pressure on shared cache
Intel Smart Cache -- 3rd Level Cache

- New 3rd level cache
- Shared across all cores
- Size depends on # of cores
  - Quad-core: Up to 8MB
  - **Scalability:**
    - Built to vary size with varied core counts
    - Built to easily increase L3 size in future parts
- Inclusive cache policy for best **performance**
  - Address residing in L1/L2 **must** be present in 3rd level cache
Inclusive vs. Exclusive Caches – Cache Miss

Exclusive

Inclusive

Data request from Core 0 misses Core 0’s L1 and L2
Request sent to the L3 cache
Inclusive vs. Exclusive Caches – Cache Miss

Exclusive

Inclusive

Core 0 looks up the L3 Cache
Data not in the L3 Cache
Inclusive vs. Exclusive Caches – Cache Miss

**Exclusive**

- Core 0
- Core 1
- Core 2
- Core 3

**Inclusive**

- Core 0
- Core 1
- Core 2
- Core 3

L3 Cache

**MISS!**

**Must check other cores**

**Guaranteed data is not on-die**

Greater **scalability** from inclusive approach
Inclusive vs. Exclusive Caches – Cache Hit

**Exclusive**

- L3 Cache HIT!
- Core 0
- Core 1
- Core 2
- Core 3

No need to check other cores

**Inclusive**

- L3 Cache HIT!
- Core 0
- Core 1
- Core 2
- Core 3

Data could be in another core

**BUT** Nehalem is smart...
Inclusive vs. Exclusive Caches – Cache Hit

- Maintain a set of “core valid” bits per cache line in the L3 cache
- Each bit represents a core
- If the L1/L2 of a core may contain the cache line, then core valid bit is set to “1”
- No snoops of cores are needed if no bits are set
- If more than 1 bit is set, line cannot be in Modified state in any core

Inclusive

L3 Cache

Core 0 | Core 1 | Core 2 | Core 3

HIT! 0000

Core valid bits limit unnecessary snoops
Inclusive vs. Exclusive Caches – Read from other core

**Exclusive**

L3 Cache

MISS!

Core 0  Core 1  Core 2  Core 3

Must check all other cores

**Inclusive**

L3 Cache

HIT! 0010

Core 0  Core 1  Core 2  Core 3

Only need to check the core whose core valid bit is set
Today’s Platform Architecture

Winning with High-K 45nm Technology
High Value, High Volume, High Preference
Nehalem-EP Platform Architecture

- Integrated Memory Controller
  - 3 DDR3 channels per socket
  - Massive memory **bandwidth**
  - Memory Bandwidth scales with \# of processors
  - Very **low memory latency**

- QuickPath Interconnect (QPI)
  - New point-to-point interconnect
  - Socket to socket connections
  - Socket to chipset connections
  - Build **scalable** solutions

**Significant performance leap from new platform**
QuickPath Interconnect

- Nehalem introduces new QuickPath Interconnect (QPI)
- **High bandwidth, low latency** point to point interconnect
- Up to 6.4 GT/sec initially
  - 6.4 GT/sec -> 12.8 GB/sec
  - Bi-directional link -> 25.6 GB/sec per link
  - Future implementations at even higher speeds
- Highly **scalable** for systems with varying # of sockets
Integrated Memory Controller (IMC)

- Memory controller optimized per market segment
- Initial Nehalem products
  - Native DDR3 IMC
  - Up to 3 channels per socket
  - Speeds up to DDR3-1333
    - Massive memory bandwidth
  - Designed for low latency
  - Support RDIMM and UDIMM
  - RAS Features
- Future products
  - Scalability
    - Vary # of memory channels
    - Increase memory speeds
    - Buffered and Non-Buffered solutions
  - Market specific needs
    - Higher memory capacity
    - Integrated graphics

Significant performance through new IMC
**IMC Memory Bandwidth (BW)**

- 3 memory channels per socket
- Up to DDR3-1333 at launch
  - Massive *memory BW*
  - HEDT: 32 GB/sec peak
  - 2S server: 64 GB/sec peak

**Scalability**
- Design IMC and core to take advantage of BW
- Allow performance to scale with cores
  - Core enhancements
    - Support more cache misses per core
    - Aggressive hardware prefetching w/ throttling enhancements
  - Example IMC Features
    - Independent memory channels
    - Aggressive Request Reordering

**Massive memory BW provides performance and scalability**
Non-Uniform Memory Access (NUMA)

- FSB architecture
  - All memory in one location
- Starting with Nehalem
  - Memory located in multiple places
- Latency to memory dependent on location
- Local memory
  - Highest BW
  - Lowest latency
- Remote Memory
  - Higher latency

Ensure software is NUMA-optimized for best performance
Local Memory Access

- CPU0 requests cache line $X$, not present in any CPU0 cache
  - CPU0 requests data from its DRAM
  - CPU0 snoops CPU1 to check if data is present
- Step 2:
  - DRAM returns data
  - CPU1 returns snoop response
- Local memory latency is the maximum latency of the two responses
- Nehalem optimized to keep key latencies close to each other
Remote Memory Access

- CPU0 requests cache line X, not present in any CPU0 cache
  - CPU0 requests data from CPU1
  - Request sent over QPI to CPU1
  - CPU1’s IMC makes request to its DRAM
  - CPU1 snoops internal caches
  - Data returned to CPU0 over QPI

- Remote memory latency a function of having a low latency interconnect
Memory Latency Comparison

- **Low memory latency** critical to high performance
- Design integrated memory controller for low latency
- Need to optimize both local and remote memory latency
- Nehalem delivers
  - Huge reduction in local memory latency
  - Even remote memory latency is fast
- Effective memory latency depends per application/OS
  - Percentage of local vs. remote accesses
  - NHM has lower latency regardless of mix
Agenda

• Nehalem Design Philosophy

• Enhanced Processor Core
  • Performance Features
  • Simultaneous Multi-Threading

• Feeding the Engine
  • New Memory Hierarchy
  • New Platform Architecture

• Performance Acceleration
  • Virtualization
  • New Instructions
Virtualization

• To get best virtualized performance
  – Have best native performance
  – Reduce:
    – # of transitions into/out of virtual machine
    – Latency of transitions

• Nehalem virtualization features
  – Reduced latency for transitions
  – Virtual Processor ID (VPID) to reduce effective cost of transitions
  – Extended Page Table (EPT) to reduce # of transitions

Great virtualization performance w/ Nehalem
Latency of Virtualization Transitions

- Microarchitectural
  - Huge latency reduction generation over generation
  - Nehalem continues the trend
- Architectural
  - Virtual Processor ID (VPIID) added in Nehalem
  - Removes need to flush TLBs on transitions

Higher Virtualization Performance Through Lower Transition Latencies
Extended Page Tables (EPT) Motivation

- A VMM needs to protect physical memory
  - Multiple Guest OSs share the same physical memory
  - Protections are implemented through page-table virtualization
- Page table virtualization accounts for a significant portion of virtualization overheads
  - VM Exits / Entries
- The goal of EPT is to reduce these overheads

A VMM needs to protect physical memory:
- Multiple Guest OSs share the same physical memory
- Protections are implemented through page-table virtualization

Page table virtualization accounts for a significant portion of virtualization overheads:
- VM Exits / Entries

The goal of EPT is to reduce these overheads.
EPT Solution

- **Intel® 64 Page Tables**
  - Map Guest Linear Address to Guest Physical Address
  - Can be read and written by the guest OS

- **New EPT Page Tables under VMM Control**
  - Map Guest Physical Address to Host Physical Address
  - Referenced by new EPT base pointer

- **No VM Exits due to Page Faults, INVLPG or CR3 accesses**
Extending Performance and Energy Efficiency - SSE4.2 Instruction Set Architecture (ISA) Leadership in 2008

Accelerated String and Text Processing
- Faster XML parsing
- Faster search and pattern matching
- Novel parallel data matching and comparison operations

Accelerated Searching & Pattern Recognition of Large Data Sets
- Improved performance for Genome Mining, Handwriting recognition
- Fast Hamming distance / Population count

New Communications Capabilities
- Hardware based CRC instruction
- Accelerated Network attached storage
- Improved power efficiency for Software I-SCSI, RDMA, and SCTP

SSE4.2 (Nehalem Core)
- STTNI
- ATA

SSE4.1 (Penryn Core)
- Hardware based CRC acceleration
- ATa (Application Targeted Accelerators)

What should the applications, OS and VMM vendors do?:
Understand the benefits & take advantage of new instructions in 2008.
Provide us feedback on instructions ISV would like to see for next generation of applications

Winning with High-K 45nm Technology
High Value, High Volume, High Preference
STTNI - SString & Text New Instructions
Operates on strings of bytes or words (16b)

Equal Each Instruction
True for each character in Src2 if same position in Src1 is equal
Src1: Test\tday
Src2: tad tseT
Mask: 01101111

Equal Any Instruction
True for each character in Src2 if any character in Src1 matches
Src1: Example\nSrc2: atad tsT
Mask: 10100000

Ranges Instruction
True if a character in Src2 is in at least one of up to 8 ranges in Src1
Src1: AZ’O’9zzz
Src2: taD tseT
Mask: 00100001

Equal Ordered Instruction
Finds the start of a substring (Src1) within another string (Src2)
Src1: ABCA0XYZ
Src2: S0BACBAB
Mask: 00000010

STTNI MODEL

Projected 3.8x kernel speedup on XML parsing & 2.7x savings on instruction cycles
Winning with High-K 45nm Technology

High Value, High Volume, High Preference
Example Code For strlen()

```plaintext
string equ [esp + 4]
mov ecx, string ; ecx = string
test ecx, 3 ; test if ecx is a string
je short main_loop
str misaligned:
; simple byte loop until string is aligned
mov al, byte ptr [ecx]
add ecx, 1
test al, al
je short byte_3
test ecx, 3
jne short str misaligned
add eax, dword ptr 0 ; 5 byte loop
align 16 ; should be redundant
main_loop:
mov eax, dword ptr [ecx] ; read 4 bytes
mov edx, 7efefeffh
add edx, eax
xor eax, -1
xor eax, edx
add ecx, 4
test eax, 81010100h
je short main_loop
; found zero byte in the loop
mov eax, [ecx - 4]
test al, al ; is it byte 0
je short byte_0
test ah, ah ; is it byte 1
je short byte_1
test eax, 00ff0000h ; is it byte 2
je short byte_2
test eax, 0ff000000h
; is it byte 3
je short byte_3
jmp short main_loop
; taken if bits 24-30 are clear and bit 31 is set
byte_3:
lea eax, [ecx - 1]
mov ecx, string
sub eax, ecx
ret
byte_2:
lea eax, [ecx - 2]
mov ecx, string
sub eax, ecx
ret
byte_1:
lea eax, [ecx - 3]
mov ecx, string
sub eax, ecx
ret
byte_0:
lea eax, [ecx - 4]
mov ecx, string
sub eax, ecx
ret
strlen endp
end
```

STTNI Version

```plaintext
int sttni_strlen(const char * src) {
    char eom_vals[32] = {1, 255, 0};
    __asm{
        mov eax, src
        movdqu xmm2, eom_vals
        movdqu xmm1, OWORD PTR[eax]
        pcmpistri xmm2, xmm1, imm8
        jnz toplevel
        mov ecx, string
        sub eax, ecx
        xor ecx, ecx
        mov ecx, string
        sub eax, ecx
        add eax, ecx
        xor eax, eax
        test eax, 0ff000000h
        jnz short main_loop
        mov ecx, string
        sub eax, ecx
        ret
    }
}
```

**Current Code:** Minimum of 11 instructions; Inner loop processes 4 bytes with 8 instructions

**STTNI Code:** Minimum of 10 instructions; A single inner loop processes 16 bytes with only 4 instructions
ATA - Application Targeted Accelerators

**CRC32**

Accumulates a CRC32 value using the iSCSI polynomial

- **SRC**
  - Data 8/16/32/64 bit

- **DST**
  - Old CRC
  - New CRC

One register maintains the running CRC value as a software loop iterates over data.
Fixed CRC polynomial = 11EDC6F41h

Replaces complex instruction sequences for CRC in Upper layer data protocols:
- iSCSI, RDMA, SCTP

**POPCNT**

POPCNT determines the number of nonzero bits in the source.

- **RAX**
  - Bit

- **RBX**
  - 0x3

POPCNT is useful for speeding up fast matching in data mining workloads including:
- DNA/Genome Matching
- Voice Recognition

ZFlag set if result is zero. All other flags (C,S,O,A,P) reset

---

Enables enterprise class data assurance with high data rates in networked storage in any user environment.

*Winning with High-K 45nm Technology*

*High Value, High Volume, High Preference*
Winning with High-K 45nm Technology

High Value, High Volume, High Preference

Preliminary Performance

Preliminary tests involved Kernel code implementing CRC algorithms commonly used by iSCSI drivers.

- 32-bit and 64-bit versions of the Kernel under test
- 32-bit version processes 4 bytes of data using 1 CRC32 instruction
- 64-bit version processes 8 bytes of data using 1 CRC32 instruction
- Input strings of sizes 48 bytes and 4KB used for the test

<table>
<thead>
<tr>
<th>Input Data Size</th>
<th>32 - bit</th>
<th>64 - bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>48 bytes</td>
<td>6.53 X</td>
<td>9.85 X</td>
</tr>
<tr>
<td>4 KB</td>
<td>9.3 X</td>
<td>18.63 X</td>
</tr>
</tbody>
</table>

Preliminary Results show CRC32 instruction outperforming the fastest CRC32C software algorithm by a big margin.

CRC32 optimized Code

crc32c_sse42_optimized_version(uint32 crc, unsigned char const *p, size_t len)
{
   // Assuming len is a multiple of 0x10
   asm("pusha");
   asm("mov %0, %eax" :: "m" (crc));
   asm("mov %0, %ebx" :: "m" (p));
   asm("mov %0, %ecx" :: "m" (len));
   asm("1:");
   // Processing four byte at a time: Unrolled four times:
   asm("crc32 %eax, 0x0(%ebx)");
   asm("crc32 %eax, 0x4(%ebx)");
   asm("crc32 %eax, 0x8(%ebx)");
   asm("crc32 %eax, 0xc(%ebx)");
   asm("add $0x10, %ebx"2);
   asm("sub $0x10, %ecx");
   asm("jecxz 2f");
   asm("jmp 1b");
   asm("2:");
   asm("mov %eax, %0" : "=m" (crc));
   asm("popa");
   return crc;
}
Tools Support of New Instructions

- Intel Compiler 10.x supports the new instructions
  - SSE4.2 supported via intrinsics
  - Inline assembly supported on both IA-32 and Intel64 targets
  - Necessary to include required header files in order to access intrinsics
    - `<tmmintrin.h>` for Supplemental SSE3
    - `<smmintrin.h>` for SSE4.1
    - `<nmmintrin.h>` for SSE4.2

- Intel Library Support
  - XML Parser Library using string instructions will beta Spring ’08 and release product in Fall ’08
  - IPP is investigating possible usages of new instructions

- Microsoft Visual Studio 2008 VC++
  - SSE4.2 supported via intrinsics
  - Inline assembly supported on IA-32 only
  - Necessary to include required header files in order to access intrinsics
    - `<tmmintrin.h>` for Supplemental SSE3
    - `<smmintrin.h>` for SSE4.1
    - `<nmmintrin.h>` for SSE4.2
  - VC++ 2008 tools masm, msdis, and debuggers recognize the new instructions

Winning with High-K 45nm Technology
High Value, High Volume, High Preference
Software Optimization Guidelines

• Most optimizations for Core™ 2 microarchitecture still hold
• Examples of new optimization guidelines:
  − 16-byte unaligned loads/stores
  − Enhanced macrofusion rules
  − NUMA optimizations
• Nehalem SW Optimization Guide will be published
• Intel Compiler will support settings for Nehalem optimizations
Summary

• Nehalem – The 45nm Tock
• Designed for
  – *Power Efficiency*
  – *Scalability*
  – *Performance*
• Enhanced Processor Core
• Brand New Platform Architecture
• Extending ISA Leadership